## MADHA ENGINEERING COLLEGE (A Christian Minority Institution) KUNDRATHUR, CHENNAI - 600069



Electrical Machines Lab - II Manual


## CONTENTS

| Sl. <br> No. | Name of the Experiment | Page <br> No. |
| :---: | :--- | :--- |
| 1 | Load Test on Single Phase Induction Motor |  |
| 2 | Load Test on Three Phase Squirrel Cage Induction Motor |  |
| 3 | Regulation of Alternator by Synchronous Impedance (or) EMF Method |  |
| 4 | Regulation of Alternator by Ampere-Turn (or) MMF Method |  |
| 5 | No Load \& Blocked Rotor Test on Single Phase Induction Motor |  |
| 6 | Load Test on Three Phase Slip Ring Induction Motor |  |
| 7 | V and inverted V curves of Synchronous motor |  |
| 8 | Separation of No Load losses of 3Ф Induction motor |  |
| 9 | No Load \& Blocked Rotor Test on three phase squirrel cage Induction <br> motor - Circle Diagram |  |
| 10 | Study of Induction motor Starters |  |

## 1. Load Test on Single Phase Induction Motor

## Aim:

To conduct load test on single-phase induction motor and to draw its performance characteristics

## Apparatus required:

| S. No. | Apparatus Name | Type / Rating | Quantity |
| :---: | :--- | :---: | :---: |
| 1 | Ammeter | $(0-10 \mathrm{~A}) \mathrm{MI}$ | 1 |
| 2 | Voltmeter | $(0-300 \mathrm{~V}) \mathrm{MI}$ | 1 |
| 3 | Wattmeter | $300 \mathrm{~V} / 10 \mathrm{~A}, \mathrm{UPF}$ | 1 |
| 4 | $1 \phi$ Auto Transformer | $(0-270) \mathrm{V}$ | 1 |
| 5 | Tachometer | Analog | 1 |

## Precautions:

(1) All the switches should be kept open initially
(2) The motor should be started and stopped without any load on the brake drum.
(3) Brake drum should be cooled with water during the entire test.

## Theory:

Single-phase induction motor is not a self-starting one. To over come this draw back and make the motor self-starting, it is temporarily converted into two-phase motor during starting period. For this purpose an extra winding known as starting winding is added. One capacitor $C$ and one centrifugal switch $S$ are connected in series with the starting winding. The purpose of the capacitor is to provide the phase difference between the two currents (starting winding current and running winding current). The purpose of the centrifugal switch is to disconnect the starting winding from the supply, once the motor reaches 70 to $80 \%$ of its rated speed. The currents ( $\mathrm{I}_{\mathrm{s}}$ and $\mathrm{I}_{\mathrm{R}}$ ) produce a revolving flux and hence make the motor self-starting.

## Procedure:

The connections are given as shown in the circuit diagram. The DPST switch is closed. The motor is started using DOL (Direct On Line) starter. The input voltage is adjusted to rated value with the help of single phase auto transformer. Now the motor runs at a speed closure to the synchronous speed. The no-load readings of ammeter, voltmeter, wattmeter and speed of the motor are noted. The load on the brake drum is increased in suitable steps and the corresponding readings are noted.

## Graphs:

(1) Output power Vs Torque

Vs Speed

## Vs Efficiency

(2) Slip Vs Torque

## Tabulation and Readings:

| Voltage <br> V volts | Current <br> I amps | Spring balance |  | Speed | Torque <br> $\mathrm{N}-\mathrm{m}$ | Input <br> $\mathrm{S}_{\mathrm{i}} \mathrm{kg}$ wats | $\mathrm{S}_{2} \mathrm{~kg}$ | N rpm | Output <br> $\mathrm{P}_{\mathrm{m}}$ watts | $\eta$ <br> $\%$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\%$ slip <br> s | Power <br> factor |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |

Model Calculations: ( $3^{\text {rd }}$ set of readings)
Circumference of brake drum $2 * \pi * \mathrm{R}=$ $\qquad$

Radius of brake drum $\mathrm{R}=----/ 2 * \pi \mathrm{~m}$
(1) Torque $\mathrm{T}=\left(\mathrm{s}_{1} \sim \mathrm{~s}_{2}\right) * 9.81 * \mathrm{R} \mathrm{N}-\mathrm{m}$
(2) Input power $P_{i}=($ Wattmeter reading $) \times$ M.F (Multiplication Factor) watts
(3) Output power $\mathrm{P}_{\mathrm{m}}=2 * \pi * \mathrm{~N} * \mathrm{~T} / 60$ watts
(4) Efficiency
$\eta=\left(\mathrm{P}_{\mathrm{m}} / \mathrm{P}_{\mathrm{i}}\right) \times 100 \%$
(5) \% Slip
$\mathrm{s}=\left(\mathrm{N}_{\mathrm{S}}-\mathrm{N}\right) / \mathrm{N}_{\mathrm{S}} \times 100 \quad \mathrm{~N}_{\mathrm{S}}=1500 \mathrm{rpm}$
(6) Power factor $=$ Input power $\left(\mathrm{P}_{\mathrm{i}}\right) / \mathrm{V} \mathrm{I}$

## Result:

Thus, the load test on single-phase induction motor is conducted and its performance characteristics are drawn.

## 2. Load Test on Three Phase Squirrel Cage Induction Motor

## Aim:

To conduct the load test on three phase squirrel cage induction motor and to draw its performance characteristics.

## Apparatus Required:

| S. No. | Apparatus | Type / Rating | Quantity |
| :---: | :--- | :---: | :---: |
| 1 | Ammeter | $(0-10 \mathrm{~A}) \mathrm{MI}$ | 1 |
| 2 | Voltmeter | $(0-600 \mathrm{~V}) \mathrm{MI}$ | 1 |
| 3 | Wattmeter | $600 \mathrm{~V} / 10 \mathrm{~A}, \mathrm{UPF}$ | 2 |
| 4 | Tachometer | Analog | 1 |
| 5 | Connecting Wires | --- | As Required |

## Precautions:

(1) All the switches are kept open initially.
(2) The motor should be started and stopped without any load on the Brake drum.
(3) The brake drum should be cooled with water during the entire test.

## Theory:

The induction motors are basically AC motors. i.e. they need an alternating voltage for their operation. They can operate on either single phase or three phase as supply, however the single phase induction motors find very limited area of application. Almost $85 \%$ of industrial motors are three phase induction motors. Depending on the type of rotor, the induction motors are classified into two types, (i) slip ring induction motor (ii) squirrel cage induction motors.

The three phase stator winding of induction motor is connected to the three phase AC supply. Due to AC voltage applied, current stars flowing in the stator conductors. Due to the three phase stator current, a rotating magnetic field of constant amplitude and rotating at a constant speed is set up in the air gap between stator and rotor. The rotating magnetic field rotates at a speed called as synchronous speed (Ns)

The synchronous speed is given by

$$
N_{s}=\frac{120 f}{p}
$$

Where
f - Stator Supply Frequency,
P - Number of Poles

This rotating magnetic field (RMF) interacts with the rotor and produces rotation.

## Procedure:

The connections are given as shown in the circuit diagram. The TPST switch is closed. The motor is started using DOL (Direct On Line) starter. Now, the motor runs at a speed closure to the synchronous speed. The no-load readings of ammeter, voltmeter, wattmeter and speed of the motor are noted. The load on the brake drum is increased in suitable steps and the corresponding readings are noted.

## Graphs:

(1) Output power Vs Torque

Vs Speed
Vs Efficiency
Vs Line Current
(3) Slip Vs Torque

Tabulation and Readings:

| Line <br> Voltage | Line <br> Ct. IL | Spring balance readings |  | $\begin{gathered} \hline \text { Speed } \\ \mathrm{N} \\ \mathrm{rpm} \end{gathered}$ | Wattmeter readings |  | $\begin{gathered} \text { Torque } \\ \text { in } \\ \mathrm{N}-\mathrm{m} \end{gathered}$ | Input <br> Power $P_{i} W$ | Output $\mathrm{P}_{\mathrm{m}}$ watts | $\begin{aligned} & \eta \\ & \% \end{aligned}$ | $\begin{gathered} \hline \% \\ \text { slip } \\ \% \mathrm{~s} \end{gathered}$ | Power <br> Factor $\operatorname{Cos} \phi$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{L}}$ volts | Amps | $\mathrm{S}_{1} \mathrm{~kg}$ | $\mathrm{S}_{2} \mathrm{~kg}$ |  | $\mathrm{W}_{1}$ | $\mathrm{W}_{2}$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |

Model Calculations: ( $3^{\text {rd }}$ set of readings)
Circumference of brake drum $2 * \pi * \mathrm{R}=-----\mathrm{m}$
Radius of brake drum $\mathrm{R}=-----/ 2^{*} \pi \mathrm{~m}$
(1) Torque $\quad \mathrm{T}=\left(\mathrm{s}_{1} \sim \mathrm{~s}_{2}\right) * 9.81 * \mathrm{R} \quad \mathrm{N}-\mathrm{m}$
(2) Input power $P_{i}=W_{1}+W_{2}$ watts
(3) Output power $\mathrm{P}_{\mathrm{m}}=2 * \pi * \mathrm{~N} * \mathrm{~T} / 60$ watts
(4) Efficiency

$$
\eta=P_{m} / P_{i} \times 100 \%
$$

(5) \% Slip

$$
\mathrm{s}=\left(\mathrm{N}_{\mathrm{S}}-\mathrm{N}\right) / \mathrm{N}_{\mathrm{S}} \times 100 \quad \mathrm{~N}_{\mathrm{S}}=1500 \mathrm{rpm}
$$

(6) Power factor $=$ Input power $/ \sqrt{3} V_{L} I_{L}$

## Result:

Thus, the load test on three-phase squirrel cage induction motor is conducted and its performance characteristics are drawn.

## 3. Regulation of Alternator by Synchronous Impedance (or) EMF Method

Aim:
To determine the regulation of a three phase alternator by synchronous im
method.
Apparatus required:

| S. No. | Apparatus | Type / Rating | Quantity |
| :---: | :--- | :---: | :---: |
| 1 | Ammeter | $(0-10 \mathrm{~A}) \mathrm{MI}$ | 1 |
| 2 | Ammeter | $(0-2 \mathrm{~A}) \mathrm{MI}$ | 1 |
| 3 | Voltmeter | $(0-600 \mathrm{~V}) \mathrm{MI}$ | 1 |
| 4 | Rheostat | $250 \Omega, 1.5 \mathrm{~A}$ | 1 |
| 5 | Rheostat | $400 \Omega, 1 \mathrm{~A}$ | 1 |
| 6 | Tachometer | Analog | 1 |
| 7 | Connecting Wires | --- | As Required |

## Precautions:

(1) All the switches are kept open initially.
(2) The motor field rheostat should be kept at minimum position at the time of starting and stopping.
(3) Alternator field rheostat should be kept at maximum position at the time of starting and stopping.

## Theory:

The voltage regulation of an alternator is defined as the change in terminal voltage from no-load to the load concerned as a percentage of the rated terminal voltage when the field excitation and speed remains constant.

$$
\% \text { regulation }=\left(\mathrm{E}_{0}-\mathrm{V}\right) / \mathrm{V} \times 100
$$

where

$$
\mathrm{E}_{0} \text { - Terminal voltage on no-load }
$$

V - Terminal voltage on load

This method requires the following characteristics
(1) Open circuit characteristics
(2) Short circuit characteristics
(3) Armature resistance

Armature resistance can be found by using either multi meter or by voltmeterammeter method. In the EMF method, the armature reaction is treated along with leakage reactance. But in the MMF method, leakage reactance is treated as an additional armature reaction.

## Procedure:

## (1) Open circuit test:

The connections are given as shown in the circuit diagram. The DPST switch is closed and the motor is started using 3 point starter. The speed of the motor is adjusted to rated speed by varying the motor field rheostat. The generator field DPST switch is closed. For various values of excitation current (Field current), the induced EMF is noted.

## (2) Short circuit test:

The connections are given as shown in the circuit diagram. The DPST switch is closed and the motor is started using 3 point starter. The speed of the motor is adjusted to rated speed by varying the motor field rheostat. Now, the generator field DPST switch and TPST switch are closed. The field current is increased till the ammeter reads rated current. The field current and Short circuit current are noted and the motor alternator set is disconnected from the supply.

## O.C. Test:

| Sl. No. | Field current <br> $\mathrm{I}_{\mathrm{f}} \mathrm{amps}$ | Line voltage <br> $\mathrm{V}_{\mathrm{L}}$ volts | Phase voltage <br> $\mathrm{V}_{\mathrm{ph}}=\mathrm{V}_{\mathrm{L}} / \sqrt{3}$ |
| :---: | :---: | :---: | :---: |
| 1 |  |  |  |
| 2 |  |  |  |
| 3 |  |  |  |
| 4 |  |  |  |
| 5 |  |  |  |
| 6 |  |  |  |
| 7 |  |  |  |
| 8 |  |  |  |
| 9 |  |  |  |

## S.C. Test:

| Field current <br> $\mathrm{I}_{\mathrm{f}} \mathrm{amps}$ | Short circuit current <br> $\mathrm{I}_{\mathrm{sc}} \mathrm{amps}$ |
| :---: | :---: |
|  |  |

## Tabulation:

| Sl. <br> No. | Power factor <br> angle in degrees | Power <br> factor | Induced EMF <br> Eo volts | $\%$ <br> regulation |
| :---: | :---: | :---: | :---: | :---: |
|  | Leading p.f. |  |  |  |
| 1 | 30 | 0.866 |  |  |
| 2 | 45 | 0.707 |  |  |
| 3 | 60 | 0.5 |  |  |
|  | Lagging p.f. |  |  |  |
| 1 | 30 | 0.866 |  |  |
| 2 | 45 | 0.707 |  |  |
| 3 | 60 | 0.5 |  |  |

## Model Calculations:

Synchronous impedance $Z_{s}=$ Open circuit voltage / Short circuit current

$$
=\mathrm{E}_{1} / \mathrm{I}_{1} \Omega
$$

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{a}}=----\Omega \text { (using multimeter) } \\
& \mathrm{X}_{\mathrm{S}}=\sqrt{ } \mathrm{Z}_{S}{ }^{2}-\mathrm{R}_{\mathrm{a}}{ }^{2} \Omega
\end{aligned}
$$

For lagging power factor,

$$
\mathrm{E}_{0} \quad=\sqrt{ }\left(\mathrm{V} \cos \Phi+\mathrm{I} \mathrm{R}_{\mathrm{a}}\right)^{2}+\left(\mathrm{V} \sin \Phi+\mathrm{I} \mathrm{X}_{\mathrm{s}}\right)^{2}
$$

$\%$ reg $=\left(\mathrm{E}_{\mathrm{o}}-\mathrm{V}\right) / \mathrm{V} \times 100$

For leading power factor,

$$
\mathrm{E}_{\mathrm{O}} \quad=\sqrt{ }\left(\mathrm{V} \cos \Phi+\mathrm{I} \mathrm{R}_{\mathrm{a}}\right)^{2}+\left(\mathrm{V} \sin \Phi-\mathrm{I} \mathrm{X}_{\mathrm{s}}\right)^{2}
$$

$$
\% \text { reg }=\left(\mathrm{E}_{0}-\mathrm{V}\right) / \mathrm{V} \times 100
$$

For unity power factor,

$$
\mathrm{E}_{\mathrm{o}} \quad=\sqrt{ }\left(\mathrm{V} \cos \Phi+\mathrm{I} \mathrm{R}_{\mathrm{a}}\right)^{2}+\left(\mathrm{I} \mathrm{X}_{\mathrm{s}}\right)^{2}
$$

$$
\% \text { reg }=\left(\mathrm{E}_{\mathrm{O}}-\mathrm{V}\right) / \mathrm{V} \times 100
$$

## Result:

Thus the regulation of alternator is predetermined by synchronous impedance (EMF) method.

## 4. Regulation of Alternator by Ampere -Turn (or) MMF Method

## Aim:

To determine the regulation of a three phase alternator by Ampere-turn method.

## Apparatus required:

| S. No. | Apparatus | Type / Rating | Quantity |
| :---: | :--- | :---: | :---: |
| 1 | Ammeter | $(0-10 \mathrm{~A}) \mathrm{MI}$ | 1 |
| 2 | Ammeter | $(0-2 \mathrm{~A}) \mathrm{MI}$ | 1 |
| 3 | Voltmeter | $(0-600 \mathrm{~V}) \mathrm{MI}$ | 1 |
| 4 | Rheostat | $250 \Omega, 1.5 \mathrm{~A}$ | 1 |
| 5 | Rheostat | $400 \Omega, 1 \mathrm{~A}$ | 1 |
| 6 | Tachometer | Analog | 1 |
| 7 | Connecting Wires | --- | As Required |

## Precautions:

(1) All the switches are kept open initially.
(2) The motor field rheostat should be kept at minimum position at the time of starting and stopping.
(3) Alternator field rheostat should be kept at maximum position at the time of starting and stopping.

## Theory:

To determine the voltage regulation of an alternator by Ampere-turn method, it is necessary to perform open circuit test and short circuit test. The open circuit test is conducted by allowing the alternator to run on no-load at rated speed. The terminal voltage of the alternator on no-load is measured at various values of excitation current. The graph drawn between no-load voltage along Y -axis and field current along X -axis gives the open circuit characteristics of the alternator.

The short circuit test is conducted on the alternator at its rated speed. The output terminals are short-circuited using one ammeter and the excitation current is increased till the ammeter reads rated current. The graph is drawn between the short circuit current along Y -axis and the field current along X -axis.

## Procedure:

## (1) Open circuit test:

The connections are given as shown in the circuit diagram. The DPST switch is closed and the motor is started using 3 point starter. The speed of the motor is adjusted to rated speed by varying the motor field rheostat. The generator field DPST is closed. For various values of excitation current (Field current), the induced EMF is noted.

## (2) Short circuit test:

The connections are given as shown in the circuit diagram. The DPST switch is closed and the motor is started using 3 point starter. The speed of the motor is adjusted to rated speed by varying the motor field rheostat. Now, the generator field DPST switch and TPST switch are closed. The field current is increased till the ammeter reads rated current. The field current and short circuit current are noted and the motor alternator set is disconnected from the supply.

## O.C. Test:

| Sl. No. | Field current <br> $\mathrm{I}_{\mathrm{f}} \mathrm{amps}$ | Line voltage <br> $\mathrm{V}_{\mathrm{L}}$ volts | Phase voltage <br> $\mathrm{V}_{\mathrm{ph}}=\mathrm{V}_{\mathrm{L}} / \sqrt{3}$ |
| :---: | :---: | :---: | :---: |
| 1 |  |  |  |
| 2 |  |  |  |
| 3 |  |  |  |
| 4 |  |  |  |
| 5 |  |  |  |
| 6 |  |  |  |
| 7 |  |  |  |

## S.C. Test:

| Field current <br> $\mathrm{I}_{\mathrm{f}} \mathrm{amps}$ | Short circuit current <br> $\mathrm{I}_{\mathrm{sc}} \mathrm{amps}$ |
| :---: | :---: |
|  |  |

## Tabulation:

| Sl. <br> No. | Power factor <br> angle in degrees | Power <br> factor | Induced EMF <br> $E_{\text {O }}$ volts | $\%$ <br> regulation |
| :---: | :---: | :---: | :---: | :---: |
|  | Leading p.f. |  |  |  |
| 1 | 30 | 0.866 |  |  |
| 2 | 45 | 0.707 |  |  |
| 3 | 60 | 0.5 |  |  |
|  | Lagging p.f. |  |  |  |
| 1 | 30 | 0.866 |  |  |
| 2 | 45 | 0.707 |  |  |
| 3 | 60 | 0.5 |  |  |

## Model Calculations:

$$
\% \text { regulation }=\left(\mathrm{E}_{0}-\mathrm{V}\right) / \mathrm{V} \times 100
$$

$\mathrm{E}_{0}$ - Terminal voltage on no-load
V - Terminal voltage on load

## Result:

Thus the regulation of alternator is predetermined by Ampere-turn (MMF) method.

## 5. No Load and Blocked Rotor Test on Single Phase Induction Motor


#### Abstract

Aim: To draw the Equivalent circuit of single phase Induction motor by conducting no load and blocked rotor test.

\section*{Apparatus required:} | S. No. | Apparatus | Type / Rating | Quantity |
| :---: | :--- | :---: | :---: |
| 1 | Ammeter | $(0-10 \mathrm{~A}) \mathrm{MI}$ | 1 |
| 2 | Voltmeter | $(0-150 \mathrm{~V}) \mathrm{MI}$ | 1 |
| 3 | Voltmeter | $(0-300 \mathrm{~V}) \mathrm{MI}$ | 1 |
| 4 | Wattmeter | $150 \mathrm{~V} / 10 \mathrm{~A}, \mathrm{UPF}$ | 1 |
| 5 | Wattmeter | $300 \mathrm{~V} / 10 \mathrm{~A}, \mathrm{UPF}$ | 1 |
| 6 | $1 \phi$ Auto Transformer | $(0-270) \mathrm{V}$ | 1 |
| 7 | Connecting Wires | --- | As Required |


## Precautions:

(1) The Autotransformer should be kept at minimum position initially.
(2) During Blocked rotor test the rotor should not be allowed to rotate.

## Procedure:

(1) No load test:

The connections are given as shown in the circuit diagram. Rated voltage is applied to the motor, by varying the autotransformer. The ammeter, voltmeter and wattmeter reading are noted.

## (2) Blocked rotor test:

The connections are given as shown in the circuit diagram. The current should be set to the rated value by varying the autotransformer. The readings of voltmeter and wattmeter are noted.

## Tabulation and Readings:

## (1) No Load Test:

| No Load Voltage <br> V $_{\mathrm{o}}$ Volts | No Load Current <br> $\mathrm{I}_{\mathrm{o}}$ Amps | No Load Power <br> $\mathrm{W}_{\mathrm{o}}$ Watts |  |
| :---: | :---: | :---: | :---: |
|  |  | Observed | Actual |
|  |  |  |  |

No Load Power $\mathrm{W}_{\mathrm{o}}($ Actual $)=$ Observed Reading $\times$ MF $($ Multiplication Factor $)$
(2) Blocked Rotor Test:

| Blocked Rotor Voltage $\mathrm{V}_{\mathrm{b}}$ Volts | Blocked Rotor Current Ib Amps | Blocked Rotor Power $\mathrm{W}_{\mathrm{b}}$ Watts |  |
| :---: | :---: | :---: | :---: |
|  |  | Observed | Actual |
|  |  |  |  |

Blocked Rotor Power $\mathrm{W}_{\mathrm{b}}($ Actual $)=$ Observed x MF (Multiplication Factor)

## Equivalent Circuit Parameters from No Load Test:

No load Wattmeter reading $\quad \mathrm{W}_{0} \quad=\mathrm{V}_{0} \mathrm{I}_{0} \operatorname{Cos} \phi_{0}$
No load Power Factor,

$$
\begin{aligned}
\operatorname{Cos} \phi_{0} & =\mathrm{W}_{0} / \mathrm{V}_{0} \mathrm{I}_{0} \\
& =
\end{aligned}
$$

Loss Component of no load current, $\mathrm{I}_{\mathrm{w}}=\mathrm{I}_{0} \operatorname{Cos} \phi_{0}$

$$
=
$$

Magnetizing Component of no load current, $\mathrm{I}_{\mathrm{m}}=\mathrm{I}_{0} \operatorname{Sin} \phi_{0}$

$$
=
$$

Resistance to account for the iron loss, $\mathrm{R}_{0} \quad=\mathrm{V}_{0} / \mathrm{I}_{\mathrm{w}}$

$$
=
$$

Reactance to account for the magnetization, $\mathrm{X}_{0}=\mathrm{V}_{0} / \mathrm{I}_{\mathrm{m}}$

## Equivalent Circuit Parameters from Blocked Rotor Test:

Equivalent Impedance per phase referred to stator, $\mathrm{Z}_{01}=\mathrm{V}_{\mathrm{b}} / \mathrm{I}_{\mathrm{b}}$
$=$
Equivalent Resistance per phase referred to stator, $\mathrm{R}_{01}=\mathrm{W}_{\mathrm{b}} / \mathrm{I}_{\mathrm{b}}{ }^{2}$
$=$
Equivalent leakage Reactance per phase referred to stator, $X_{01}=\sqrt{ } Z_{01}{ }^{2}-R_{01}{ }^{2}$
$=$
Stator winding Resistance per phase, $\mathrm{R}_{1}=$
(using multi meter)
Rotor resistance per phase referred to stator, $\mathrm{R}_{2}{ }^{\prime} \quad=\mathrm{R}_{01}-\mathrm{R}_{1}$
$=$
$X_{1}$ and $X_{2}^{\prime}$ are assumed equal, then $\quad X_{1}=X_{2}^{\prime}=X_{01} / 2=$

## Equivalent circuit of single phase Induction motor:

## Result:

Thus, the equivalent circuit of single phase Induction motor is drawn by conducting no load and blocked rotor test.

## 6. Load Test on Three Phase Slip Ring Induction Motor

## Aim:

To conduct the load test on three phase slip ring induction motor and to draw its performance characteristics.

## Apparatus required:

| S. No. | Apparatus | Type / Rating | Quantity |
| :---: | :--- | :---: | :---: |
| 1 | Ammeter | $(0-10 \mathrm{~A}) \mathrm{MI}$ | 1 |
| 2 | Voltmeter | $(0-600 \mathrm{~V}) \mathrm{MI}$ | 1 |
| 3 | Wattmeter | $600 \mathrm{~V} / 10 \mathrm{~A}, \mathrm{UPF}$ | 2 |
| 4 | Tachometer | Analog | 1 |
| 5 | Connecting Wires | --- | As Required |

## Precautions:

(1) The motor should be started and stopped without any load on the brake drum.
(2) The brake drum should be cooled with water during the entire test.

## Theory:

When $3 \phi$ supply is given to the stator of a 3-phase induction motor a rotating magnetic field (RMF) is produced which rotates at synchronous speed. This revolving flux sweeps over the rotor conductors, an EMF is produced in the rotor by Faraday's laws of electromagnetic induction. In order to reduce the relative speed between the rotor and the rotating magnetic flux, the rotor starts rotating in the same direction as that of stator flux with a speed, which is less than the synchronous speed. This difference in speed is called slip speed.

## Procedure:

The connections are given as shown in the circuit diagram. The TPST switch is closed. The motor is started using Auto transformer starter. The rotor resistance switch is moved from maximum to minimum position. Now, the motor runs at a speed closure to the synchronous speed. The no-load readings of ammeter, voltmeter, wattmeter and speed of the motor are noted. The load on the brake drum is increased and the corresponding readings are noted.

## Graphs:

(1) Output power Vs Torque

Vs Speed
Vs Efficiency
Vs Line Current
(2) Slip Vs Torque

| Line <br> Voltage <br> $\mathrm{V}_{\mathrm{L}}$ volts | Line <br> Ct. IL <br> Amps | Spring balance readings |  | $\begin{gathered} \text { Speed } \\ \mathrm{N} \\ \mathrm{rpm} \end{gathered}$ | Wattmeter readings |  | $\begin{gathered} \text { Torque } \\ \text { in } \\ \mathrm{N}-\mathrm{m} \end{gathered}$ | Input <br> Power $\mathrm{P}_{\mathrm{i}} \mathrm{~W}$ | Output <br> $\mathrm{P}_{\mathrm{m}}$ <br> watts | $\eta$$\%$ | \% slip s | Power <br> Factor <br> $\operatorname{Cos} \phi$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{S}_{1} \mathrm{~kg}$ | $\mathrm{S}_{2} \mathrm{~kg}$ |  | $\mathrm{W}_{1}$ | $\mathrm{W}_{2}$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |

## Model Calculations:

Circumference of brake drum $2 * \pi * \mathrm{R}=-----\mathrm{m}$

Radius of brake drum $\mathrm{R}=----/ 2 * \pi \mathrm{~m}$
(1) Torque $\mathrm{T}=\left(\mathrm{s}_{1} \sim \mathrm{~s}_{2}\right) * 9.81 * \mathrm{R} \mathrm{N}-\mathrm{m}$
(2) Input power $\mathrm{P}_{\mathrm{i}}=\mathrm{W}_{1}+\mathrm{W}_{2}$ watts
(3) Output power $\mathrm{P}_{\mathrm{m}}=2 * \pi * \mathrm{~N}^{*} \mathrm{~T} / 60$ watts
(4) Efficiency $\quad \eta=P_{m} / P_{i} \times 100 \%$
(5) \% Slip
$\mathrm{s}=\left(\mathrm{N}_{\mathrm{S}}-\mathrm{N}\right) / \mathrm{N}_{\mathrm{S}} \mathrm{x} 100 \mathrm{~N}_{\mathrm{S}}=1500 \mathrm{rpm}$
(6) Power factor $=$ Input power $/ \sqrt{3} V_{L} I_{L}$

## Result:

Thus the load test on three-phase slip ring induction motor is conducted and its performance characteristics are drawn.

## 7. V and Inverted V curves of Synchronous motor


#### Abstract

Aim:

To draw the V and inverted V curves of synchronous motor under no-load condition.


## Apparatus required:

| S. No. | Apparatus | Type / Rating | Quantity |
| :---: | :--- | :---: | :---: |
| 1 | Ammeter | $(0-10 \mathrm{~A}) \mathrm{MI}$ | 1 |
| 2 | Ammeter | $(0-2 \mathrm{~A}) \mathrm{MC}$ | 1 |
| 3 | Voltmeter | $(0-600 \mathrm{~V}) \mathrm{MI}$ | 1 |
| 4 | Wattmeter | $600 \mathrm{~V} / 10 \mathrm{~A}, \mathrm{UPF}$ | 2 |
| 5 | Rheostat | $400 \Omega / 1 \mathrm{~A}$ | 1 |
| 6 | Connecting Wires | --- | As Required |

## Precautions:

(1) All the switches are kept opened initially.
(2) The potential divider should be kept at minimum position at the time of starting and stopping.

## Theory:

When the excitation is normal, the power factor is unity and the armature current is minimum. For excitation greater than the normal excitation, the value of armature current increases and the power factor is leading. For excitation less than the normal excitation, the value of armature current also increases but the power factor is lagging. The curve between armature current and field current of a synchronous motor is called V curve. The curve between power factor and field current is known as inverted V curve.

## Procedure:

The connections are given as per the circuit diagram. The TPST switch is closed. The motor is started by using DOL starter. The DPST switch on the field side is closed. The field current is varied by varying the field rheostat and the corresponding values of line voltage, line current and wattmeter readings are noted.

## Tabulation:

| Sl. <br> No. | Line voltage <br> V $_{\text {L Volts }}$ | Line current <br> $\mathrm{I}_{\mathrm{L}}$ Amps | Field current <br> $\mathrm{I}_{\mathrm{L}}$ Amps | $\mathrm{W}_{1}$ <br> Watts | $\mathrm{W}_{2}$ <br> Watts | Power <br> Factor <br> $\operatorname{Cos} \Phi$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

## Model Calculation:

$$
\Phi=\tan ^{-1} \sqrt{3}\left(\mathrm{~W}_{2}-\mathrm{W}_{1}\right) /\left(\mathrm{W}_{1}+\mathrm{W}_{2}\right)
$$

Power factor $=\cos \Phi$

## Graphs:

(i) Field Current Vs Armature Current
(ii) Field Current Vs Power Factor $(\cos \Phi)$

## Result:

Thus the V and inverted V curves of synchronous motor were drawn.

## 8. Separation of No Load Losses of 3Ф Induction Motor

## Aim:

To separate the no load losses of three phase Induction motor.

## Apparatus required:

| S. No. | Apparatus | Type / Rating | Quantity |
| :---: | :--- | :---: | :---: |
| 1 | Ammeter | $(0-10 \mathrm{~A}) \mathrm{MI}$ | 1 |
| 2 | Voltmeter | $(0-600 \mathrm{~V}) \mathrm{MI}$ | 1 |
| 3 | Wattmeter | $600 \mathrm{~V} / 10 \mathrm{~A}, \mathrm{UPF}$ | 2 |
| 4 | Connecting Wires | --- | As Required |

## Precautions:

(1) The Autotransformer should be kept at minimum position initially.
(2) The entire experiment should be conducted at No load.

## Theory:

The no load losses are the constant losses which include core loss \&friction and windage loss. The separation between the two can be carried out by no load test conducted from variable voltage, rated frequency supply.

When the voltage is decreased below the rated value, the core loss reduces as nearly square of voltage. The slip does not increase significantly and the friction and windage losses remain constant.

The voltage is reduced till the machine slip suddenly begins to increase and the motor tends to stall. At no load, this takes place at a sufficiently reduced voltage. The graph for power at no load Vs voltage is extrapolated to $\mathrm{V}=0$ which gives friction and windage loss as iron or core loss as zero at zero voltage.

## Procedure:

The connections are given as per the circuit diagram. The TPST switch is closed. The motor is started by using Autotransformer starter and set to the rated voltage. The no load voltmeter, ammeter and wattmeter readings are to be noted. Reduce the voltage gradually and note down the corresponding meter readings. From the readings taken draw the graph for no load power Vs voltage.

## Tabulation:

| Sl. <br> No. | Line Voltage <br> $\mathrm{V}_{\mathrm{o}}$ Volts | Line Current <br> $\mathrm{I}_{\mathrm{o}}$ Volts | $\mathrm{W}_{1}$ Watts | $\mathrm{W}_{2}$ Watts | $\mathrm{W}=\mathrm{W}_{1}+\mathrm{W}_{2}$ <br> Watts |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

## Graphs:

No Load Power $\mathrm{W}_{0}$ Vs Voltage $\mathrm{V}_{0}$


From the graph, OA = Friction and Windage losses
The stator copper loss is given by

$$
\mathrm{P}_{\mathrm{SCL}}=3 \mathrm{I}_{0}{ }^{2} \mathrm{R}_{1}
$$

Where $\mathrm{R}_{1}=$ Stator resistance per phase (use multi meter)
Then, the core loss of the induction motor is given by

$$
\text { Core loss }=\mathrm{W}_{0}-\mathrm{P}_{\mathrm{SCL}}-\text { Friction and Windage losses }
$$

## Result:

Thus the no load losses of three phase Induction motor are separated.

## 9. No Load and Blocked Rotor Test on three phase squirrel cage Induction motor - Circle Diagram

## Aim:

To draw the performance characteristics of three phase squirrel cage induction motor by no-load and blocked rotor test.

## Apparatus required:

(1) Ammeter - $(0-5) \mathrm{A}, \mathrm{MI}$
(2) Voltmeter - $(0-600)$ V, MI
(3) Voltmeter - $(0-600)$ V, MI
(4) Watt meter - (600V/5A), LPF
(5) Watt meter - (600V/5A), LPF
(6) Watt meter - ( $150 \mathrm{~V} / 5 \mathrm{~A}$ ), UPF
(7) Watt meter - (150V/5A), UPF
(8) Tachometer
(9) $3 \Phi$ Autotransformer

## Precautions:

(1) The autotransformer should be kept at minimum position while starting and stopping.
(2) During blocked rotor test, the rotor should not be allowed to rotate.

## Theory:

To draw the circle diagram of a three phase induction motor, the following tests are to be performed in the motor
(1) No-load test
(2) Blocked rotor test

Using the data's obtained in the above tests, the circle diagram is drawn. From the circle diagram for various values of line current, the slip, input power, output power, torque and power factor are calculated. A graph is drawn by taking the output power in the X - axis and the remaining in the Y -axis.

## Procedure:

(1) No load test:

The connections are given as shown in the circuit diagram. Rated voltage is applied to the motor, by varying the autotransformer. The ammeter, voltmeter and wattmeter reading are noted.

## (2) Blocked rotor test:

The connections are given as shown in the circuit diagram. The ammeter reading is adjusted to rated value by varying the autotransformer. The readings of voltmeter and wattmeter are noted.

| Test | Voltmeter reading <br> in volts | Ammeter reading <br> in amps | Wattmeter readings |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $W_{1}$ watts | $\mathrm{W}_{2}$ watts |
| O.C. test |  |  |  |  |
| S.C. test |  |  |  |  |


| Sl. <br> No. | Line current <br> $\mathrm{I}_{\mathrm{L}}$ amps | Motor input <br> Watts | Rotor output <br> watts | Efficiency <br> in \% | \% slip <br> s | Power <br> factor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 3 |  |  |  |  |  |
| 2 | 4 |  |  |  |  |  |
| 3 | 5 |  |  |  |  |  |
| 4 | 6 |  |  |  |  |  |
| 5 | 7 |  |  |  |  |  |
| 6 | 8 |  |  |  |  |  |

## Model Calculation:

From O.C. test,

$$
\begin{aligned}
& \mathrm{W}_{0}=\mathrm{W}_{1}+\mathrm{W}_{2} \\
& \operatorname{Cos} \phi_{0}=\mathrm{W}_{0} / \sqrt{ } 3 \mathrm{~V}_{0} \mathrm{I}_{0} \\
& \phi_{0}=\operatorname{Cos}^{-1}\left(\mathrm{~W}_{0} / \sqrt{ } 3 \mathrm{~V}_{0} \mathrm{I}_{0}\right)
\end{aligned}
$$

From S.C. test,

$$
\begin{aligned}
& \mathrm{W}_{\mathrm{s}}=\mathrm{W}_{1}+\mathrm{W}_{2} \\
& \operatorname{Cos} \phi_{\mathrm{s}}=\mathrm{W}_{\mathrm{s}} / \sqrt{ } 3 \mathrm{~V}_{\mathrm{s}} \mathrm{I}_{\mathrm{s}} \\
& \phi_{\mathrm{s}}=\operatorname{Cos}^{-1}\left(\mathrm{~W}_{\mathrm{s}} / \sqrt{ } 3 \mathrm{~V}_{\mathrm{s}} \mathrm{I}_{\mathrm{s}}\right)
\end{aligned}
$$

Short circuit current, when rated voltage is applied to the rotor

$$
\mathrm{I}_{\mathrm{SN}}=\mathrm{I}_{\mathrm{S}} \times \mathrm{V}_{\text {rated }} / \mathrm{V}_{\mathrm{S}}
$$

## Construction of circle diagram:

(1) Draw X and Y -axis. Take current scale $1 \mathrm{~cm}=1 \mathrm{amps}$.
(2) Draw $\mathrm{I}_{0}$ at an angle $\phi_{0}$ from the origin. (Y-axis reference)
(3) Draw O'D parallel to X-axis as shown in figure.
(4) Locate point A at an angle $\phi_{s}$ and the length $\mathrm{OA}=\mathrm{I}_{\mathrm{SN}}$.
(5) Join O and A. Draw perpendicular for the line O'A as shown in figure. Locate point C .
(6) Draw a semicircle with C as center and $\mathrm{O}^{\prime} \mathrm{C}$ as radius.
(7) Join AG as shown in figure.
(8) For various values of line current, find the efficiency, slip and power factor using the formula's given in the model calculation (cut the circle from the origin for $3,4,5,6,7,8 \mathrm{~cm}$ and join with the X -axis like LK in the diagram)
To locate point E :
$\mathrm{AE} / \mathrm{EF}=$ Rotor copper loss / Stator copper loss

$$
=\left(\mathrm{W}_{\mathrm{s}}-3 \mathrm{I}_{\mathrm{s}}{ }^{2} \mathrm{R}_{\mathrm{a}}\right) / 3 \mathrm{I}_{\mathrm{s}}{ }^{2} \mathrm{R}_{\mathrm{a}} \quad *(\mathrm{AE}=1.67 \mathrm{EF})
$$

Where $\mathrm{R}_{\mathrm{a}}$ - armature resistance / phase in ohms
From the graph,
$\mathrm{AF}=\mathrm{AE}+\mathrm{EF}$
$\mathrm{EF}=--\mathrm{cm}$ (sub AE interms of EF ) (measure AF from graph)
Total power input $=\mathrm{AG}$ in cm
Blocked rotor input $y=W_{s c} \times\left(V_{\text {rated }} / V_{s}\right)^{2}$
Power scale $=y /$ AG

| Motor input | $=\mathrm{LK} \times$ power scale |
| :--- | :--- |
| Rotor output | $=$ ML $\times$ power scale |
| Efficiency | $=\mathrm{ML} / \mathrm{LK} \times 100$ |
| \% Slip | $=\mathrm{MN} / \mathrm{NL} \times 100$ |
| Power factor | $=\mathrm{LK} / \mathrm{OL}$ |

## Graphs:

| (1) Output power | Vs | Efficiency |
| :--- | :--- | :--- |
|  | Vs | \% Slip |
|  | Vs | Power factor |

## Result:

Thus the performance characteristics of three-phase induction motor are drawn from the circle diagram.

## 10. Study of Induction Motor Starters

Aim:
To study the different types of starters used for induction motors.

## Apparatus Required:

| S. No. | Apparatus | Type / Rating | Quantity |
| :---: | :--- | :---: | :---: |
| 1 | Star Delta Starter | --- | 1 |
| 2 | Auto Transformer Starter | --- | 1 |
| 3 | Direct on Line Starter | --- | 1 |

## 1. Star Delta Starter:

Copy the diagram and theory from Electrical Machines II Class Notes

## 2. Auto Transformer Starter:

Copy the diagram and theory from Electrical Machines II Class Notes

## 3. Direct on Line Starter:

Copy the diagram and theory from Electrical Machines II Class Notes

## Result:

Thus the different types of starters used for induction motors were studied.

Circuit Diagram for Regulation of $3 \Phi$ Alternator by MMF Method


## Circuit Diagram for Load Test on 1ф Induction Motor



## Circuit Diagram for Load Test on $3 \Phi$ Squirrel Cage Induction Motor



## Circuit Diagram for No Load Test on $3 \phi$ Squirrel Cage Induction Motor



## Circuit Diagram for Blocked Rotor Test on $3 \phi$ Squirrel Cage Induction Motor



## Circuit Diagram for "V" and Inverted "V" Curves of Synchronous Motor



Rated Power

## Separation of No-Load Losses of $3 \Phi$ Squirrel Cage Induction Motor



## Circuit Diagram for Load Test on $3 \phi$ Slip Ring Induction Motor



## Circuit Diagram for Slip Test on 3Ф Alternator



## Circuit Diagram for Blocked Rotor Test on 1 $\Phi$ Induction Motor



## Circuit Diagram for No Load Test on 1ф Induction Motor



# MADHA ENGINEERING COLLEE 

(A Christian Minority Institution) KUNDRATHUR, CHENNAI - 600069

Linear and Digital Circuits Lab Manual

| Name $:$ |  |  |
| :--- | :--- | :--- |
| Subject | $:$ |  |
| Roll No. | $:$ |  |
| Semester | $:$ | Year: |

## EX. NO.: 1

DATE:

## STUDY OF LOGIC GATES

## AIM:

To study about logic gates and verify their truth tables.

## APPARATUS REQU̇IRED:

| SL.NO. | COMPONENT | SPECIFICATION | QTY |
| :---: | :--- | :---: | :---: |
| 1. | AND GATE | IC 7408 | 1 |
| 2. | OR GATE | IC 7432 | 1 |
| 3. | NOT GATE | IC 7404 | 1 |
| 4. | NAND GATE 2 I/P | IC 7400 | 1 |
| 5. | NOR GATE | IC 7402 | 1 |
| 6. | X-OR GATE | IC 7486 | 1 |
| 7. | NAND GATE 3 I/P | IC 7410 | 1 |
| 8. | IC TRAINER KIT | - | 1 |
| 9. | PATCH CARD | - | 14 |

## THEORY:

Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output.

OR, AND and NOT are basic gates. NAND, NOR and X-OR are known as universal gates. Basic gates form these gates.

## AND GATE:

The AND gate performs a logical multiplication commonly known as AND function. The output is high when both the inputs are high. The output is low level when any one of the inputs is low.

## OR GATE:

The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high. The output is low level when both the inputs are low.

## NOT GATE:

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

## AND GATE:

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the input is low. The output is low level when both inputs are high.

## NOR GATE:

The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

## X-OR GATE:

The output is high when any one of the inputs is high. The output is low when both the inputs are low and both the inputs are high.

## PROCEDURE:

(i) Connections are given as per circuit diagram.
(ii) Logical inputs are given as per circuit diagram.
(iii) Observe the output and verify the truth table.

## AND GATE

## SYMBOL



TRUTH TABLE

| $A$ | $B$ | $A . B$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



## TRUTH TABLE

| $A$ | $B$ | $A+B$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

PIN DIAGRAM

## OR GATE



PIN DIAGRAM :


## NOT GATE

## SYMBOL

PIN DIAGRAM


TRUTH TABLE :

| $A$ | $\bar{A}$ |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

SYMBOL


TRUTH TABLE :

| $\mathbf{A}$ | $\mathbf{B}$ | $\overline{\mathbf{A} B}+\mathbf{A} \overline{\mathbf{B}}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

PIN DIAGRAM


## 2-INPUT NAND GATE

## SYMBOL

$A-\underset{7400}{A} \rho-\overline{A \cdot B}$

TRUTH TABLE

| $A$ | $B$ | $\overline{A \cdot B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## 3-INPUT NAND GATE

## SYMBOL :



TRUTH TABLE

| $A$ | $B$ | $C$ | $\overline{A B . C}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

PIN DIAGRAM


PIN DIAGRAM:


## NOR GATE

## SYMBOL:



TRUTH TABLE

| $A$ | $B$ | $\overline{A+B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

PIN DLAGRAM:


The logic gates are studied and its truth tables are verified.

## EX. NO.: 2 VERIFICATION OF BOOLEAN THEOREMS USING DIGITAL LOGIC GATES

## AIM:

To verify the Boolean Theorems using logic gates.

## APPARATUS REQUIRED:

| SL. NO. | COMPONENTS | SPECIFICATION | QTY. |
| :---: | :--- | :---: | :---: |
| 1. | AND GATE | IC 7408 | 1 |
| 2. | OR GATE | IC 7432 | 1 |
| 3. | NOT GATE | IC 7404 | 1 |
| 4. | IC TRAINER KIT | - | 1 |
| 5. | CONNECTING WIRES | - | As per <br> required |

## THEORY:

## BASIC BOOLEAN LAWS

## 1. Commutative Law

The binary operator OR, AND is said to be commutative if,

1. $\mathrm{A}+\mathrm{B}=\mathrm{B}+\mathrm{A}$
2. $A \cdot B=B \cdot A$

## 2. Associative Law

1. $A+(B+C)=(A+B)+C$
2. $A \cdot(B \cdot C)=(A \cdot B) \cdot C$

## 3. Distributive Law

The binary operator OR, AND is said to be distributive if,

1. $\mathrm{A}+(\mathrm{B} \cdot \mathrm{C})=(\mathrm{A}+\mathrm{B}) \cdot(\mathrm{A}+\mathrm{C})$
2. $\mathrm{A} \cdot(\mathrm{B}+\mathrm{C})=(\mathrm{A} \cdot \mathrm{B})+(\mathrm{A} \cdot \mathrm{C})$

## 4. Absorption Law

1. $A+A B=A$
2. $A+A B=A+B$

## 5. Involution (or) Double complement Law

1. $\mathrm{A}=\mathrm{A}$

## 6. Idempotent Law

1. $A+A=A$
2. $A \cdot A=A$

## 7. Complementary Law

1. $\mathrm{A}+\mathrm{A}^{\prime}=1$
2. $\mathrm{A}^{\prime} \mathrm{A}^{\prime}=0$

## 8. De Morgan's Theorem

1. The complement of the sum is equal to the sum of the product of the individual complements.

$$
\mathrm{A}+\mathrm{B}=\mathrm{A} \cdot \mathrm{~B}
$$

2. The complement of the product is equal to the sum of the individual complements. $A . B=A+B$

## Associative Laws of Boolean Algebra

$$
A+(B+C)=(A+B)+C
$$



$$
A \bullet(B \bullet C)=(A \bullet B) \bullet C
$$



Proof of the Associative Property for the OR operation: $(A+B)+C=A+(B+C)$

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{( A + B})$ | $\mathbf{( B + C})$ | $\mathbf{A}+\mathbf{( B + C})$ | $(\mathbf{A}+\mathbf{B})+\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | $\mathbf{1}$ | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Proof of the Associative Property for the AND operation: $(A \cdot B) \cdot C=A \cdot(B \cdot C)$

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{( A \cdot B})$ | $\mathbf{( B} \cdot \mathbf{C})$ | $\mathbf{A} \cdot(\mathbf{B} \cdot \mathbf{C})$ | $(\mathbf{A} \cdot \mathbf{B}) \cdot \mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## Distributive Laws of Boolean Algebra

$$
\begin{gathered}
A \cdot(B+C)=A \cdot B+A \cdot C \\
A(B+C)=A B+A C
\end{gathered}
$$



Proof of Distributive Rule

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{A} \cdot \mathbf{B}$ | $\mathbf{A} \cdot \mathbf{C}$ | $\mathbf{( A \cdot B})+\mathbf{( A \cdot C})$ | $\mathbf{( B + C})$ | $\mathbf{A} \cdot(\mathbf{B}+\mathbf{C})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | $\mathbf{1}$ | 1 | 1 | 1 | 1 |

Proof of Distributive Rule

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{A}+\mathbf{B}$ | $\mathbf{A}+\mathbf{C}$ | $(\mathbf{A}+\mathbf{B}) \cdot(\mathbf{A}+\mathbf{C})$ | $\mathbf{( B \cdot C})$ | $\mathbf{A}+\mathbf{( B} \cdot \mathbf{C})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## Demorgan's Theorem

a) Proof of equation (1):

Construct the two circuits corresponding to the functions $\mathrm{A}^{\prime}$. B 'and $(\mathrm{A}+\mathrm{B})^{\prime}$ respectively. Show that for all combinations of A and B , the two circuits give identical results. Connect these circuits and verify their operations.

(a)

(b)

Proof (vía Truth Table) of DeMorgan's Theorem. $\overline{A \cdot B}=\bar{A}+\bar{B}$

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{A} \cdot \mathbf{B}$ | $\overline{A \cdot B}$ | $\bar{A}$ | $\bar{B}$ | $\bar{A}+\bar{B}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |

b) Proof of equation (2)

Construct two circuits corresponding to the functions A'+B'and (A.B)' A.B, respectively. Show that, for all combinations of $A$ and $B$, the two circuits give identical results. Connect these circuits and verify their operations.

(a)

(b)

Proof (via Truth Table) of DeMorgan's Theorem $\quad \overline{A+B}=\bar{A} \cdot \bar{B}$

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{A}+\mathbf{B}$ | $\overline{A+B}$ | $\bar{A}$ | $\bar{B}$ | $\bar{A} \cdot \bar{B}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |

Commutative Laws of Boolean Algebra

$$
A+B=B+A
$$



$$
A \cdot B=B \bullet A
$$



## We will also use the following set of postulates:

P1: Boolean algebra is closed under the AND, OR, and NOT operations.
P2: The identity element with respect to $\bullet$ is one and + is zero. There is no identity element with respect to logical NOT.
P3: The $\cdot$ and + operators are commutative.
P4: • and + are distributive with respect to one another. That is,

$$
\mathrm{A} \cdot(\mathrm{~B}+\mathrm{C})=(\mathrm{A} \cdot \mathrm{~B})+(\mathrm{A} \cdot \mathrm{C}) \text { and } \mathrm{A}+(\mathrm{B} \cdot \mathrm{C})=(\mathrm{A}+\mathrm{B}) \cdot(\mathrm{A}+\mathrm{C})
$$

P5: For every value $A$ there exists a value $A^{\prime}$ such that $A^{\prime} \cdot A^{\prime}=0$ and $A+A^{\prime}=1$.
This value is the logical complement (or NOT) of A.
P6: $\cdot$ and + are both associative. That is, $(A \cdot B) \cdot C=A \cdot(B \cdot C)$ and $(A+B)+C=A+(B+C)$.
You can prove all other theorems in boolean algebra using these postulates.

## PROCEDURE:

1. Obtain the required IC along with the Digital trainer kit.
2. Connect zero volts to GND pin and +5 volts to Vcc .
3. Apply the inputs to the respective input pins.
4. Verify the output with the truth table.

## RESULT:

Thus the above stated Boolean laws are verified.

## EX. NO.: 3 CODE CONVERTOR <br> DATE:

## AIM:

To design and implement 4-bit
(i) Binary to gray code converter
(ii) Gray to binary code converter
(iii) BCD to excess-3 code converter
(iv) Excess-3 to BCD code converter

## APPARATUS REQUIRED:

| S. NO. | COMPONENT | SPECIFICATION | QTY. |
| :---: | :---: | :---: | :---: |
| 1. | X-OR GATE | IC 7486 | 1 |
| 2. | AND GATE | IC 7408 | 1 |
| 3. | OR GATE | IC 7432 | 1 |
| 4. | NOT GATE | IC 7404 | 1 |
| 5. | IC TRAINER KIT | - | 1 |
| 6. | PATCH CORDS | - | 35 |

## THEORY:

The availability of large variety of codes for the same discrete elements of information results in the use of different codes by different systems. A conversion circuit must be inserted between the two systems if each uses different codes for same information. Thus, code converter is a circuit that makes the two systems compatible even though each uses different binary code.

The bit combination assigned to binary code to gray code. Since each code uses four bits to represent a decimal digit. There are four inputs and four outputs. Gray code is a non-weighted code.

The input variable are designated as $\mathrm{B} 3, \mathrm{~B} 2, \mathrm{~B} 1, \mathrm{~B} 0$ and the output variables are designated as $\mathrm{C} 3, \mathrm{C} 2, \mathrm{C} 1$, Co . from the truth table, combinational circuit is designed. The Boolean functions are obtained from K-Map for each output variable.

A code converter is a circuit that makes the two systems compatible even though each uses a different binary code. To convert from binary code to Excess-3 code, the input lines must supply the bit combination of elements as specified by code and the output lines generate the corresponding bit combination of code. Each one of the four maps represents one of the four outputs of the circuit as a function of the four input variables.

A two-level logic diagram may be obtained directly from the Boolean expressions derived by the maps. These are various other possibilities for a logic diagram that implements this circuit. Now the OR gate whose output is C+D has been used to implement partially each of three outputs.

## BINARY TO GRAY CODE CONVERTOR

TRUTH TABLE:

| Binary Input |  |  |  |  | Gray Code Output |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B3 | B2 | B1 | B0 | G3 | G2 | G1 | G0 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |  |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |  |  |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |  |  |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |  |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  |  |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |  |  |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |  |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |  |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  |  |

## K-Map for G3



## K-Map for G2



## K-Map for G1


$\mathrm{G} 1=\mathrm{B} 1 \oplus \mathrm{~B} 2$

## K-Map for G $\mathbf{0}$



## LOGIC DIAGRAM:



GRAY CODE TO BINARY CONVERTOR
TRUTH TABLE:

| GRAY CODE |  |  |  | BINARY CODE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G3 | G2 | G1 | G0 | B3 | B2 | B1 | B0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

## K-Map for B3:



## B3=G3

## K-Map for B2:



$$
\mathrm{B} 2=\mathrm{G} 3 \oplus \mathrm{G} 2
$$

## K-Map for B1:



## K-Map for B0:

|  | 00 | 0 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | (1) | 0 | (1) |
| 01 | (1) | 0 | (1) | 0 |
| 11 | 0 | (1) | 0 | (1) |
| 10 | (1) | 0 | (1) | 0 |

$$
\mathrm{B} 0=\mathrm{G} 3 \oplus \mathrm{G} 2 \oplus \mathrm{G} 1 \oplus \mathrm{G} 0
$$

## LOGIC DIAGRAM:

G3
G2
G1
G0


BCD input
Excess - 3 output

| B3 | B2 | B1 | B0 | G3 | G2 | G1 | G0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | x | x | x | x |
| 1 | 0 | 1 | 1 | x | x | x | x |
| 1 | 1 | 0 | 0 | x | x | x | x |
| 1 | 1 | 0 | 1 | x | x | x | x |
| 1 | 1 | 1 | 0 | x | x | X | x |
| 1 | 1 | 1 | 1 | x | x | x | X |

K-Map for E3:


E3 $=\mathrm{B} 3+\mathrm{B} 2(\mathrm{~B} 0+\mathrm{B} 1)$

## K-Map for E2:



## K-Map for E1:



$$
\mathrm{E} 1=\mathrm{B} 1 \stackrel{\bar{\oplus}}{\mathrm{G}} \mathrm{~B} 0
$$

## K-Map for E0:



$$
\mathrm{E} 0=\overline{\mathrm{B} 0}
$$

## EXCESS-3 TO BCD CONVERTOR

## TRUTH TABLE:



## LOGIC DIAGRAM:



## EXCESS-3 TO BCD CONVERTOR

## K-Map for A:



A=X1X2+X3X4X1

## K-Map for B:



$$
B=X 2(\bar{X})(\overline{X 3}+\overline{x 4})
$$

## K-Map for C:



$$
C=X 3 \oplus X 4
$$

## K-Map for D:



$$
D=\overline{\mathrm{X} 4}
$$

## EXCESS-3 TO BCD CONVERTOR



## PROCEDURE:

(i) Connections were given as per circuit diagram.
(ii) Logical inputs were given as per truth table
(iii) Observe the logical output and verify with the truth tables.

## RESULT:

Thus the following 4-bit converters are designed and constructed.
(i) Binary to gray code converter
(ii) Gray to binary code converter
(iii) BCD to excess-3 code converter
(iv) Excess-3 to BCD code converter

## EX. NO.: 4 ADDER AND SUBTRACTOR DATE:

## AIM:

To design and construct half adder, full adder, half subtractor and full subtractor circuits and verify the truth table using logic gates.

## APPARATUS REQUIRED:

| SL.NO. | COMPONENTS | SPECIFICATION | QTY. |
| :---: | :---: | :---: | :---: |
| 1. | AND GATE | IC 7408 | 1 |
| 2. | X-OR GATE | IC 7486 | 1 |
| 3. | NOT GATE | IC 7404 | 1 |
| 4. | OR GATE | IC 7432 | 1 |
| 5. | IC TRAINER KIT | - | 1 |
| 6. | PATCH CORDS | - | 23 |

## THEORY:

## HALF ADDER:

A half adder has two inputs for the two bits to be added and two outputs one from the sum ' $S$ ' and other from the carry ' $c$ ' into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the X-OR Gate the carry out from the AND gate.

## FULL ADDER:

A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.

## HALF SUBTRACTOR:

The half subtractor is constructed using X-OR and AND Gate. The half subtractor has two input and two outputs. The outputs are difference and borrow. The difference can be applied using X-OR Gate, borrow output can be implemented using an AND Gate and an inverter.

## FULL SUBTRACTOR:

The full subtractor is a combination of X-OR, AND, OR, NOT Gates. In a full subtractor the logic circuit should have three inputs and two outputs. The two half subtractor put together gives a full subtract or .The first half subtractor will be C and A B. The output will be difference output of full subtractor. The expression AB assembles the borrow output of the half subtract or and the second term is the inverted difference output of first X-OR.

TRUTH TABLE:

| A | B | CARRY | SUM |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

K-Map for SUM:


$$
\mathbf{S U M}=\mathbf{A}^{\prime} \mathbf{B}+\mathbf{A} \mathbf{B}^{\prime}
$$


$\mathbf{C A R R Y}=\mathrm{AB}$

## LOGIC DIAGRAM:



## FULL ADDER

## TRUTH TABLE:

| A | B | C | CARRY | SUM |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

## K-Map for SUM



$$
\mathbf{S U M}=\mathbf{A}^{\prime} \mathbf{B}^{\prime} \mathbf{C}+\mathbf{A}^{\prime} \mathbf{B} C^{\prime}+\mathbf{A B C} C^{\prime}+\mathbf{A B C}
$$

## K-Map for CARRY


$\mathbf{C A R R Y}=\mathbf{A B}+\mathbf{B C}+\mathbf{A C}$

## LOGIC DIAGRAM:

FULL ADDER USING TWO HALF ADDER


## HALF SUBTRACTOR

TRUTH TABLE:

| $\mathbf{A}$ | B | BORROW | DIFFERENCE |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |

## K-Map for DIFFERENCE



$$
\text { DIFFERENCE = } \mathbf{A}^{\prime} \mathbf{B}+\mathbf{A B}
$$

## K-Map for BORROW

BORROW = A'B


## LOGIC DIAGRAM



FULL SUBTRACTOR
TRUTH TABLE:

| A | B | C | BORROW | DIFFERENCE |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

K-Map for Difference


Difference $=A^{\prime} \mathbf{B}^{\prime} \mathbf{C}+A^{\prime} \mathbf{B C}^{\prime}+\mathrm{AB}^{\prime} \mathbf{C}^{\prime}+$
ABC K-Map for Borrow


$$
\text { Borrow }=\mathbf{A}^{\prime} \mathbf{B}+\mathbf{B C}+\mathbf{A}^{\prime} \mathbf{C}
$$

## LOGIC DIAGRAM:



## FULL SUBTRACTOR USING TWO HALF SUBTRACTOR



## PROCEEDURE:

(i) Connections are given as per circuit diagram.
(ii) Logical inputs are given as per circuit diagram.
(iii) Observe the output and verify the truth table.

## RESULT:

Thus, the half adder, full adder, half subtract or and full subtractor circuits are designed, constructed and verified the truth table using logic gates.

## AIM:

To design and implement 4-bit adder and subtractor using basic gates and MSI device IC 7483.

## APPARATUS REQUIRED:

| SL.NO. | COMPONENT | SPECIFICATION | QTY. |
| :---: | :---: | :---: | :---: |
| 1. | IC | IC 7483 | 1 |
| 2. | EX-OR GATE | IC 7486 | 1 |
| 3. | NOT GATE | IC 7404 | 1 |
| 3. | IC TRAINER KIT | - | 1 |
| 4. | PATCH CORDS | - | 40 |

## THEORY:

## 4 BIT BINARY ADDER:

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of next full adder in chain. The augends bits of ' A ' and the addend bits of ' B ' are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bits. The carries are connected in chain through the full adder. The input carry to the adder is C 0 and it ripples through the full adder to the output carry C 4 .

## 4 BIT BINARY SUBTRACTOR:

The circuit for subtracting A-B consists of an adder with inverters, placed between each data input ' B ' and the corresponding input of full adder. The input carry C 0 must be equal to 1 when performing subtraction.

## 4 BIT BINARY ADDER/SUBTRACTOR:

The addition and subtraction operation can be combined into one circuit with one common binary adder. The mode input M controls the operation. When $\mathrm{M}=0$, the circuit is adder circuit. When $\mathrm{M}=1$, it becomes subtractor.

## 4 BIT BCD ADDER:

Consider the arithmetic addition of two decimal digits in BCD, together with an input carry from a previous stage. Since each input digit does not exceed 9 , the output sum cannot be greater than 19 , the 1 in the sum being an input carry. The output of two decimal digits must be represented in BCD and should appear in the form listed in the columns.

ABCD adder that adds 2 BCD digits and produce a sum digit in BCD . The 2 decimal digits, together with the input carry, are first added in the top 4 bit adder to produce the binary sum.

PIN DIAGRAM FOR IC 7483:


## 4-BIT BINARY ADDER

## LOGIC DIAGRAM:



## 4-BIT BINARY SUBTRACTOR

## LOGIC DIAGRAM:



## 4-BIT BINARY ADDER/SUBTRACTOR

## LOGIC DIAGRAM:


$M=0$ [ADDITION]
M=1 [SUBTRACTION]

## TRUTH TABLE:

| Input Data A |  |  |  | Input Data B |  |  |  |  | Addition |  |  |  |  | Subtraction |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A4 | A3 | A2 | A1 | B4 | B3 | B2 | B1 | C | S4 | S3 | S2 | S1 | B | D4 | D3 | D2 | D1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

## PROCEDURE:

(i) Connections were given as per circuit diagram.
(ii) Logical inputs were given as per truth table
(iii) Observe the logical output and verify with the truth tables.

## RESULT:

Thus the 4-bit adder and subtractor using basic gates and MSI device IC 7483 is designed and implemented.

```
EX. NO.: 6 PARITY GENERATOR AND CHECKER
DATE:
```


## AIM:

To design and verify the truth table of a three bit Odd Parity generator and checker.

## APPARATUS REQUIRED:

| SL. NO. | NAME OF THE APPARATUS | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: |
| 1. | Digital IC trainer kit |  | 1 |
| 2. | EX-OR gate | IC 7486 |  |
| 3. | NOT gate | IC 7404 |  |
| 4. | Connecting wires |  | As required |

## THEORY:

A parity bit is used for the purpose of detecting errors during transmission of binary information. A parity bit is an extra bit included with a binary message to make the number of 1's either odd or even. The message including the parity bit is transmitted and then checked at the receiving end for errors. An error is detected if the checked parity does not correspond with the one transmitted. The circuit that generates the parity bit in the transmitter is called a parity generator and the circuit that checks the parity in the receiver is called a parity checker.

In even parity the added parity bit will make the total number of 1 's an even amount and in odd parity the added parity bit will make the total number of 1's an odd amount.

In a three bit odd parity generator the three bits in the message together with the parity bit are transmitted to their destination, where they are applied to the parity checker circuit. The parity checker circuit checks for possible errors in the transmission.

Since the information was transmitted with odd parity the four bits received must have an odd number of 1's. An error occurs during the transmission if the four bits received have an even number of 1's, indicating that one bit has changed during transmission. The output of the parity checker is denoted by PEC (parity error check) and it will be equal to 1 if an error occurs, i.e.,
if the four bits received has an even number of 1 's.

## ODD PARITY GENERATOR

## TRUTH TABLE:

| SL.NO. | INPUT |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
|  | (Three bit message) |  |  | ( Odd Parity bit) |
|  | A | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{P}$ |
| 1. | 0 | 0 | 0 | 1 |
| 2. | 0 | 0 | 1 | 0 |
| 3. | 0 | 1 | 0 | 0 |
| 4. | 0 | 1 | 1 | 1 |
| 5. | 1 | 0 | 0 | 0 |
| 6. | 1 | 0 | 1 | 1 |
| 7. | 1 | 1 | 0 | 1 |
| 8. | 1 | 1 | 1 | 0 |

From the truth table the expression for the output parity bit is,

$$
\mathrm{P}(\mathrm{~A}, \mathrm{~B}, \mathrm{C})=\Sigma(0,3,5,6)
$$

Also written as,

$$
\mathrm{P}=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime}+\mathrm{A}^{\prime} \mathrm{BC}+\mathrm{AB}^{\prime} \mathrm{C}+\mathrm{ABC}^{\prime}=(\mathrm{A} \oplus \mathrm{~B} \oplus \mathrm{C})^{\prime}
$$

## ODD PARITY GENERATOR

## CIRCUIT DIAGRAM:



## ODD PARITY CHECKER

## CIRCUIT DIAGRAM:



## ODD PARITY CHECKER

TRUTH TABLE:

| SL.NO. | INPUT |  |  |  | OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{4}$ Bit Message Received ) |  |  |  | (Parity Error Check) |  |
|  | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{P}$ | $\mathbf{X}$ |  |
| 1. | 0 | 0 | 0 | 0 | 1 |  |
| 2. | 0 | 0 | 0 | 1 | 0 |  |
| 3. | 0 | 0 | 1 | 0 | 0 |  |
| 4. | 0 | 0 | 1 | 1 | 1 |  |
| 5. | 0 | 1 | 0 | 0 | 0 |  |
| 6. | 0 | 1 | 0 | 1 | 1 |  |
| 7. | 0 | 1 | 1 | 0 | 1 |  |
| 8. | 0 | 1 | 1 | 1 | 0 |  |
| 9. | 1 | 0 | 0 | 0 | 0 |  |
| 10. | 1 | 0 | 0 | 1 | 1 |  |
| 11. | 1 | 0 | 1 | 0 | 1 |  |
| 12. | 1 | 0 | 1 | 1 | 0 |  |
| 13. | 1 | 1 | 0 | 0 | 1 |  |
| 14. | 1 | 1 | 0 | 1 | 0 |  |
| 15. | 1 | 1 | 1 | 0 | 0 |  |
| 16. | 1 | 1 | 1 | 1 | 1 |  |

From the truth table the expression for the output parity checker bit is,

$$
\mathrm{X}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{P})=\Sigma(0,3,5,6,9,10,12,15)
$$

The above expression is reduced as,

$$
\mathrm{X}=(\mathrm{A} \oplus \mathrm{~B} \oplus \mathrm{C} \oplus \mathrm{P})
$$

## PROCEDURE:

1. Connections are given as per the circuit diagrams.
2. For all the ICs $7^{\text {th }}$ pin is grounded and $14^{\text {th }}$ pin is given +5 V supply.
3. Apply the inputs and verify the truth table for the Parity generator and checker.

## PIN DIAGRAM FOR IC 74180:



## FUNCTION TABLE:

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| Number of High Data <br> Inputs (I0 - I7) | $\mathbf{P E}$ | PO | $\sum \mathbf{E}$ | $\sum \mathbf{O}$ |
| EVEN | 1 | 0 | 1 | 0 |
| ODD | 1 | 0 | 0 | 1 |
| EVEN | 0 | 1 | 0 | 1 |
| ODD | 0 | 1 | 1 | 0 |
| $\mathbf{X}$ | 1 | 1 | 0 | 0 |
| $\mathbf{X}$ | 0 | 0 | 1 | 1 |

## 16 BIT ODD/EVEN PARITY GENERATOR

## LOGIC DIAGRAM:



TRUTH TABLE:

| I7 I6 I5 I4 I3 I2 I1 I0 | I7 I6 I5 I4 I3 I2 I1 I0 | Active | $\sum \mathrm{E}$ | $\sum \mathrm{O}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | 0 | 0 | 0 | 0 | 00 | 1 | 1 | 0 |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 11 | 0 | 0 | 0 | 0 | 00 | 0 | 0 | 1 |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 | 0 | 1 | 0 |

## 16 BIT ODD/EVEN PARITY CHECKER

## LOGIC DIAGRAM



## TRUTH TABLE:

| I7 I6 I5 I4 I3 I2 I1 I0 | I7'I6'I5'I4' $13{ }^{\prime} 12{ }^{\prime} 11{ }^{\prime} 10{ }^{\prime}$ | Active | $\Sigma \mathbf{E}$ | $\Sigma 0$ |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{lllllllll}0 & 0 & 0 & 0 & 0 & 0 & 0 & 1\end{array}$ | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | 1 | 1 | 0 |
| $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 0\end{array}$ | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 1 & 10\end{array}$ | 0 | 1 | 0 |
| $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 0\end{array}$ | $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 1 & 10\end{array}$ | 1 | 0 | 1 |

## RESULT:

Thus the three bit and 16 bit odd Parity generator and checker circuits were designed, implemented and their truth tables were verified.

## EX. NO.: 7

## DATE:

## DESIGN AND IMPLEMENTATION OF ENCODER AND DECODER

## AIM:

To design and implement encoder and decoder using logic gates and study of IC 7445 and IC 74147.

## APPARATUS REQUIRED:

| SL. NO. | COMPONENTS | SPECIFICATION | QTY. |
| :---: | :--- | :---: | :---: |
| 1. | 3 I/P NAND GATE | IC 7410 | 2 |
| 2. | OR GATE | IC 7432 | 3 |
| 3. | NOT GATE | IC 7404 | 1 |
| 2. | IC TRAINER KIT | - | 1 |
| 3. | PATCH CORDS | - | 27 |

## THEORY:

## ENCODER:

An encoder is a digital circuit that perform inverse operation of a decoder. An encoder has $2^{n}$ input lines and $n$ output lines. In encoder the output lines generates the binary code corresponding to the input value. In octal to binary encoder it has eight inputs, one for each octal digit and three output that generate the corresponding binary code. In encoder it is assumed that only one input has a value of one at any given time otherwise the circuit is meaningless. It has an ambiguila that when all inputs are zero the outputs are zero. The zero outputs can also be generated when $\mathrm{D} 0=1$.

## DECODER:

A decoder is a multiple input multiple output logic circuit which converts coded input into coded output where input and output codes are different. The
input code generally has fewer bits than the output code. Each input code word produces a different output code word i.e there is one to one mapping can be expressed in truth table. In the block diagram of decoder circuit the encoded information is present as $n$ input producing $2^{n}$ possible outputs. $2^{n}$ output values are from 0 through out $2^{\mathrm{n}}-1$.

## PROCEDURE:

1. Connections are given as per circuit diagram.
2. Logical inputs are given as per circuit diagram.
3. Observe the output and verify the truth table.

## BCD TO DECIMAL DECODER:

## PIN DIAGRAM FOR IC 74155: 2x4 Decoder



## PIN DIAGRAM FOR IC 74147(Encoder)



## LOGIC DIAGRAM FOR ENCODER:



TRUTH TABLE:

| INPUT |  |  |  |  |  |  |  | OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 | A | $\mathbf{B}$ | $\mathbf{C}$ |  |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |  |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |  |

## LOGIC DIAGRAM FOR DECODER:



TRUTH TABLE:

| INPUT |  |  | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E | A | B | D0 | D1 | D2 | D3 |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

## RESULT:

EX. NO.: 8
DATE:

## CONSTRUCTION AND VERIFICATION OF 4 BIT RIPPLE COUNTER AND MOD 10/MOD 12 RIPPLE COUNTER

## AIM:

To design and verify 4 bit ripple counter mod $10 / \bmod 12$ ripple counter.

## APPARATUS REQUIRED:

| SL.NO. | COMPONENTS | SPECIFICATION | QTY. |
| :---: | :--- | :---: | :---: |
| 1. | JK FLIP FLOP | IC 7476 | 2 |
| 2. | NAND GATE | IC 7400 | 1 |
| 3. | IC TRAINER KIT | - | 1 |
| 4. | PATCH CORDS | - | 30 |

## THEORY:

A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. A specified sequence of states appears as counter output. This is the main difference between a register and a counter. There are two types of counter, synchronous and asynchronous. In synchronous common clock is given to all flip flop and in asynchronous first flip flop is clocked by external pulse and then each successive flip flop is clocked by Q or Q output of previous stage. A soon the clock of second stage is triggered by output of first stage. Because of inherent propagation delay time all flip flops are not activated at same time which results in asynchronous operation.

## PROCEDURE:

(iv) Connections are given as per circuit diagram.
(v) Logical inputs are given as per circuit diagram.
(vi) Observe the output and verify the truth table.

## PIN DIAGRAM FOR IC 7476:

| CLK1 | - 1 |  | 16 |  |
| :---: | :---: | :---: | :---: | :---: |
| PRE1 | - 2 | 1 | 15 |  |
| CLR1 | - 3 | C | 14 |  |
| J1 | - 4 | 7 | 13 |  |
| VCC | - 5 | 4 | 12 |  |
| CLK2 | -6 | 7 | 11 |  |
| $\overline{\text { PRE2 }}$ | -7 | 6 | 10 |  |
| CLR2 | - 8 |  |  |  |

## LOGIC DIAGRAM FOR 4 BIT RIPPLE COUNTER:



TRUTH TABLE:

| CLK | QD | QC | QB | QA |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{4}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{5}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{6}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{7}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{8}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{9}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1 0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1 1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1 2}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1 3}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1 4}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1 5}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1 6}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |

MOD - 10 RIPPLE COUNTER
TRUTH TABLE:

| CLK | $\mathbf{Q D}$ | $\mathbf{Q C}$ | $\mathbf{Q B}$ | $\mathbf{Q A}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{4}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{5}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{6}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{7}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{8}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{9}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1 0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |

## LOGIC DIAGRAM:



## MOD - 12 RIPPLE COUNTER

## TRUTH TABLE:

| CLK | QD | QC | QB | QA |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{4}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{5}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{6}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{7}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{8}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{9}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1 0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1 1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1 2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |

## LOGIC DIAGRAM:



RESULT:

MULTIPLEXER AND DEMULTIPLEXER
DATE:

## AIM:

To design and implement the multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.

APPARATUS REQUIRED:

| SL. NO. | COMPONENTS | SPECIFICATION | QTY. |
| :---: | :--- | :---: | :---: |
| 1. | 3 I/P AND GATE | IC 7411 | 2 |
| 2. | OR GATE | IC 7432 | 1 |
| 3. | NOT GATE | IC 7404 | 1 |
| 2. | IC TRAINER KIT | - | 1 |
| 3. | PATCH CORDS | - | 32 |

## THEORY:

## MULTIPLEXER:

Multiplexer means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally there are $2^{n}$ input line and $n$ selection lines whose bit combination determine which input is selected.

## DEMULTIPLEXER:

The function of Demultiplexer is in contrast to multiplexer function. It takes information from one line and distributes it to a given number of output lines. For this reason, the demultiplexer is also known as a data distributor. Decoder can also be used as demultiplexer.

In the 1: 4 demultiplexer circuit, the data input line goes to all of the AND gates. The data select lines enable only one gate at a time and the data on the data input line will pass through the selected gate to the associated data output line.

## 4:1 MULTIPLEXER

## BLOCK DIAGRAM FOR 4:1 MULTIPLEXER:



FUNCTION TABLE:

| S1 | S0 | INPUTS Y |
| :---: | :---: | :---: |
| 0 | 0 | D0 $\rightarrow$ D0 S1' ${ }^{\prime}{ }^{\prime}$ |
| 0 | 1 | D1 $\rightarrow$ D1 S1' ${ }^{\text {S }}$ |
| 1 | 0 | D2 $\rightarrow$ D2 S1 S0 ${ }^{\prime}$ |
| 1 | 1 | $\mathrm{D} 3 \rightarrow$ D3S1S0 |



TRUTH TABLE:

| S1 | S0 | $\mathbf{Y}=$ OUTPUT |
| :---: | :---: | :---: |
| 0 | 0 | D0 |
| 0 | 1 | D1 |
| 1 | 0 | D2 |
| 1 | 1 | D3 |

CIRCUIT DIAGRAM FOR MULTIPLEXER:


1:4 DEMULTIPLEXER

BLOCK DIAGRAM FOR 1:4 DEMULTIPLEXER:


FUNCTION TABLE:

| S1 | S0 | INPUT |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{X} \rightarrow \mathrm{D} 0=\mathrm{XS} 1^{\prime} \mathrm{S} 0^{\prime}$ |
| 0 | 1 | $\mathrm{X} \rightarrow \mathrm{D} 1=\mathrm{XS} 1^{\prime} \mathrm{S} 0$ |
| 1 | 0 | $\mathrm{X} \rightarrow \mathrm{D} 2=\mathrm{XS} 1 \mathrm{~S} 0^{\prime}$ |
| 1 | 1 | $\mathrm{X} \rightarrow \mathrm{D} 3=\mathrm{XS} 1 \mathrm{~S} 0$ |

$\mathbf{Y}=\mathbf{X S} 1^{\prime} \mathbf{S} \mathbf{S} \mathbf{0}^{\prime}+\mathbf{X S} 1^{\prime} \mathbf{S} 0+\mathbf{X S} 1 \mathbf{S 0}{ }^{\prime}+\mathbf{X S} 1 \mathbf{S} 0$

TRUTH TABLE:

| INPUT |  |  | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | S0 | I/P | D0 | D1 | D2 | D3 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |

LOGIC DIAGRAM FOR DEMULTIPLEXER:


## PIN DIAGRAM FOR IC 74150:

| E7 | - 1 |  | 24 | VCC |
| :---: | :---: | :---: | :---: | :---: |
| E6 | - 2 | I | 23 | E8 |
| E5 | - 3 |  | 22 | E9 |
| E4 | - 4 |  | 21 | E10 |
| E3 | 5 | 7 | 20 | E11 |
|  |  |  | 19 | E12 |
| E2 |  | 4 |  |  |
| E1 | - 7 |  |  | E1 |
| EO | - 8 | 1 | 17 | E14 |
| ST | 9 |  | 16 | E15 |
| Q | -10 | 5 |  | A |
| D | -11 | - |  | B |
|  |  |  |  |  |
| GND | -12 |  | 13 | c |

## PIN DIAGRAM FOR IC 74154:



## PROCEDURE:

(i) Connections are given as per circuit diagram.
(ii) Logical inputs are given as per circuit diagram.
(iii) Observe the output and verify the truth table.

## RESULT:

Thus the multiplexer and demultiplexer using logic gates are designed and implemented.

## AIM:

To design and implement the following shift registers
(i) Serial in serial out
(ii) Serial in parallel out
(iii) Parallel in serial out
(iv) Parallel in parallel out

## APPARATUS REQUIRED:

| SL.NO. | COMPONENT | SPECIFICATION | QTY. |
| :---: | :--- | :---: | :---: |
| 1. | D FLIP FLOP | IC 7474 | 2 |
| 2. | OR GATE | IC 7432 | 1 |
| 3. | IC TRAINER KIT | - | 1 |
| 4. | PATCH CORDS | - | 35 |

## THEORY:

A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-Flip flop cascaded with output of one flip flop connected to input of next flip flop. All flip flops receive common clock pulses which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flop is connected to the input of next flip flop of the register. Each clock pulse shifts the content of register one bit position to right.

PIN DIAGRAM OF IC 7474:


## SERIAL IN SERIAL OUT

## LOGIC DIAGRAM:



## TRUTH TABLE:

| CLK | Serial In | Serial Out |
| :---: | :---: | :---: |
| 1 | 1 | 0 |
| 2 | 0 | 0 |
| 3 | 0 | 0 |
| 4 | 1 | 1 |
| 5 | X | 0 |
| 6 | X | 0 |
| 7 | X | 1 |

## SERIAL IN PARALLEL

## OUT LOGIC DIAGRAM:



TRUTH TABLE:

| CLK | DATA $^{*}$ | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathbf{Q}_{\mathrm{A}}$ | $\mathbf{Q}_{\mathrm{B}}$ | $\mathbf{Q}_{\mathrm{C}}$ | $\mathbf{Q}_{\mathbf{D}}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| 4 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |

## PARALLEL IN SERIAL OUT

## LOGIC DIAGRAM:



TRUTH TABLE:

| CLK | Q3 | Q2 | Q1 | Q0 | O/P |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 2 | 0 | 0 | 0 | 0 | 0 |
| 3 | 0 | 0 | 0 | 0 | 1 |

## PARALLEL IN PARALLEL OUT

## LOGIC DIAGRAM:



TRUTH TABLE:

| CLK | DATA INPUT |  |  |  | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{D}_{\mathbf{A}}$ | $\mathbf{D}_{\mathrm{B}}$ | $\mathbf{D}_{\mathrm{C}}$ | $\mathbf{D}_{\mathrm{D}}$ | $\mathbf{Q}_{\mathrm{A}}$ | $\mathbf{Q}_{\mathrm{B}}$ | $\mathbf{Q}_{\mathrm{C}}$ | $\mathbf{Q}_{\mathbf{D}}$ |
|  | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 2 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |

## PROCEDURE:

(i) Connections are given as per circuit diagram.
(ii) Logical inputs are given as per circuit diagram.
(iii) Observe the output and verify the truth table.

## RESULT:

The Serial in serial out, Serial in parallel out, Parallel in serial out and Parallel in parallel out shift registers are designed and implemented.

## AIM:

To design and implement synchronous and asynchronous counter.

## APPARATUS REQUIRED:

| S.NO. | NAME OF THE APPARATUS | RANGE | QUANTITY |
| :---: | :---: | :---: | :---: |
| 1. | Digital IC trainer kit |  | 1 |
| 2. | JK Flip Flop | IC 7473 | 2 |
| 3. | D Flip Flop | IC 7473 | 1 |
| 4. | NAND gate | IC 7400 | 1 |
| 5. | Connecting wires |  | As required |

## THEORY:

Asynchronous decade counter is also called as ripple counter. In a ripple counter the flip flop output transition serves as a source for triggering other flip flops. In other words the clock pulse inputs of all the flip flops are triggered not by the incoming pulses but rather by the transition that occurs in other flip flops. The term asynchronous refers to the events that do not occur at the same time. With respect to the counter operation, asynchronous means that the flip flop within the counter are not made to change states at exactly the same time, they do not because the clock pulses are not connected directly to the clock input of each flip flop in the counter.

A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. A specified sequence of states appears as counter output. This is the main difference between a register and a counter. There are two types of counter, synchronous and asynchronous. In synchronous common clock is given to all flip flop and in asynchronous first flip flop is clocked by external pulse and then each successive flip flop is clocked by Q or Q output of previous stage. A soon the clock of second stage is triggered by output of first stage. Because of inherent propagation delay time all flip flops are not activated at same time which results in asynchronous operation.

## PIN DIAGRAM FOR IC 7476:



## CIRCUIT DIAGRAM:



## TRUTH TABLE:

| CLK | QA | QB | QC | QD |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 1 | 1 | 0 | 0 |
| 4 | 0 | 0 | 1 | 0 |
| 5 | 1 | 0 | 1 | 0 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 | 0 |
| 8 | 0 | 0 | 0 | 1 |
| 9 | 1 | 0 | 0 | 1 |
| 10 | 0 | 1 | 0 | 1 |
| 11 | 1 | 1 | 0 | 1 |
| 12 | 0 | 0 | 1 | 1 |
| 13 | 1 | 0 | 1 | 1 |
| 14 | 0 | 1 | 1 | 1 |
| 15 | 1 | 1 | 1 | 1 |

LOGIC DIAGRAM FOR MOD - 10 RIPPLE COUNTER:


## TRUTH TABLE:

| $\mathbf{C L K}$ | QA | $\mathbf{Q B}$ | QC | QD |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 1 | 1 | 0 | 0 |
| 4 | 0 | 0 | 1 | 0 |
| 5 | 1 | 0 | 1 | 0 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 | 0 |
| 8 | 0 | 0 | 0 | 1 |
| 9 | 1 | 0 | 0 | 1 |
| 10 | 0 | 0 | 0 | 0 |

## PIN DIAGRAM:

## SYNCHRONOUS COUNTER

## LOGIC DIAGRAM:



TRUTH TABLE:

| CLK | DATA | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | QA | QB | QC | QD |
| 1 | 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 0 |
| 3 | 0 | 0 | 0 | 1 | 1 |
| 4 | 1 | 1 | 0 | 0 | 1 |

## PROCEDURE:

(i) Connections are given as per circuit diagram.
(ii) Logical inputs are given as per circuit diagram.
(iii) Observe the output and verify the truth table.

## RESULT:

Thus the synchronous and asynchronous counter are designed and implemented.

## IC741-GeneralDescription:

The IC 741 is a high performance monolithic operational amplifier constructed using the planar epitaxial process. High common mode voltage range and absence of latch-up tendencies make the IC 741 ideal for use as voltage follower. The high gain and wide range of operating voltage provides superior performance in integrator, summing amplifier and general feedback applications.

## Pin Configuration:



## Block Diagram of Op-Amp:



## Features:

1. No frequency compensation required.
2. Short circuit protection
3. Offset voltage null capability
4. Large common mode and differential voltage ranges
5. Low power consumption
6. No latch-up

## SPECIFICATIONS:

1. Voltage gain $A=\infty$ typically $2,00,000$
2. Input resistance $\mathrm{R}_{\mathrm{L}}=\infty \Omega$, practically $2 \mathrm{M} \Omega$
3. Output resistance $\mathrm{R}=0$, practically $75 \Omega$
4. Bandwidth $=\infty \mathrm{Hz}$. It can be operate data any frequency
5. Common mode rejection ratio $=\infty$
(Ability of op amp to reject noise voltage)
6. Slew rate $+\infty \mathrm{V} / \mu \mathrm{sec}$
(Rate of change of $\mathrm{O} / \mathrm{P}$ voltage with respect to applied I/P)
7. When $V_{1}=V_{2}, V_{D}=0$
8. Input off set voltage ( $\mathrm{Rs} \leq 10 \mathrm{~K} \Omega$ ) max 6 mv
9. Input off set current=max200nA
10. Input bias current:500nA
11. Inputcapacitance:typicalvalue 1.4 pF
12. Offset voltage adjustment range $: \pm 15 \mathrm{mV}$
13. Input voltage range: $\pm 13 \mathrm{~V}$
14. Supply voltage rejection ratio: $150 \mu \mathrm{~V} / \mathrm{V}$
15. Output voltage swing: +13 Vand $-13 V$ for $R_{L}>2 \mathrm{~K} \Omega$
16. Outputshort-circuitcurrent: 25 mA
17. supplycurrent: 28 mA
18. Powerconsumption: 85 mW
19. Transient response : rise time $=0.3 \mu$ s Overshoot $=5 \%$

## APPLICATIONS:-

1. AC and DC amplifiers.
2. Active filters.

## DATE:

AIM:
To designaClipperandClamperusingop-ampIC741andtotesttheircharacteristics\&Performance.
APPARATUSREOUIRED:

| S.NO | COMPONENTS/EQUIPMENT | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: |
| 1. | IC 741 | --- | 01 |
| 2. | RESISTORS | $100 \Omega, 1.5 \mathrm{~K} \Omega$ | Each02 |
|  |  | 2 | $10 \mathrm{~K} \Omega, 15 \mathrm{~K} \Omega$ |
| 3. | CAPACITOR |  | Each01 |
|  |  | $0.001 \mu \mathrm{f}$, | 05 |
| 4. | DIGITALTRAINERKIT | --- | 01 |
| 5. | SIGNALGENERATOR | $(0-3) \mathrm{MHz}$ | 01 |
| 6. | CATHODERAYOSCILLOSCOPE | $(0-30) \mathrm{MHz}$ | 01 |
| 7. | CONNECTINGWIRES | --- | FEW |

## PROCEDURE:

1. From the given frequency $f_{a} \& f_{b}$, the values of $R_{f}, C_{f}, R_{1} \& R_{\text {comp }}$ are calculated as given in the designprocedure.
2. Connect the circuit as shown in the circuit diagram.
3. Apply the sinusoidal input as the constant amplitude to the inverting terminal of op-amp.
4. Gradually increase the frequency \& observe the output amplitude.
5. Calculate the gain with respect to frequency \& plot its graph.

## PROCEDURE:DIFFERENTIATOR

1. Select $f_{a}$ equal to the highest frequency of the input signal to be differentiated. Calculate thecomponent values of $\mathrm{C}_{1} \& \mathrm{R}_{\mathrm{f}}$.
2. Choose $=20 f_{a}$ \& calculate the values of $R_{1} \& C_{f}$, so that $R_{1} C_{1}=R_{f} C_{f}$.
3. Connect the components as shown in the circuit diagram.
4. Apply a sinusoidal\& square wave input to the inverting terminal of op-amp through $\mathrm{R}_{1} \mathrm{C}_{1}$.
5. Observe the shape of the output signal for the given input in CRO.
6. Note down the reading and plot the graph of input versus output wave for both cases.

## INTEGRATOR CIRCUITDIAGRAM:-



TABULATION:

|  | Input | Output |
| :--- | :---: | :---: |
| Amplitude |  |  |
| Time Period |  |  |


|  | Input | Output |
| :--- | :--- | :--- |
| Amplitude |  |  |
| Time period |  |  |

## DIFFERENTIATOR:-CIRCUITDIAGRAM:



## MODELGRAPH:



## (ii)FORSINEWAVEINPUT

TABULATION:

|  | Input | Output |
| :--- | :--- | :--- |
| Amplitude |  |  |
| Time period |  |  |

TABULATION:

|  | Input | Output |
| :--- | :---: | :---: |
| Amplitude |  |  |
| Time period |  |  |

MODELGRAPH:SQUAREWAVEFORM


## DESIGN PROCEDURE-(INTEGRATOR):-

Design of integrator to integrate at cut-off frequency 1 KHz .
Take $\mathrm{fa}=\frac{1}{2 \pi R_{f} C_{f}}$

$$
=1 \mathrm{KHz} .
$$

Always take $\mathrm{C}_{\mathrm{f}}<1 \mu \mathrm{f}$ and
Let $C_{f}=0.01 \mu \mathrm{t}$
$\mathrm{R}_{\mathrm{f}}=\frac{1}{2 \pi C_{f} f_{a}}$
$\mathrm{R}_{\mathrm{f}}=15.9 \mathrm{~K} \Omega$
$\mathrm{R}_{\mathrm{f}}=15 \mathrm{~K} \Omega$

Take $\mathrm{f}_{\mathrm{b}}=\frac{1}{2 \pi R_{1} C_{f}}=10 \mathrm{KHz}$.
$\mathrm{R}_{1}=\frac{1}{2 \pi f_{b} C_{f}}=1.59 \mathrm{~K} \Omega$.
$\mathrm{R}_{1} \approx 1.5 \mathrm{~K} \Omega$
$\mathrm{R}_{\text {comp }}=\mathrm{R}_{1} / / \mathrm{R}_{\mathrm{f}}=\frac{R_{1} R_{f}}{R_{1}+R_{f}} \approx \mathrm{R}_{\mathrm{1}}$, Assume $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$
$\mathrm{R}_{\text {comp }}=1.5 \mathrm{~K} \Omega$

## DESIGN PROCEDURE-(DIFFERENTIATOR):-

Design a differentiator to differentiate an input signal that varies in frequency from 10 Hz to 1 KHz . Apply a sine wave \& square wave of $2 \mathrm{Vp}-\mathrm{p} \& 1 \mathrm{KHz}$ frequency \& observe the output.
To find $\mathrm{R}_{\mathrm{f}} \& \mathrm{C}_{1}$
Given: $f_{a}=1 \mathrm{KHz}$.

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{a}}=\frac{1}{2 \pi R_{f} C 1} \\
& \mathrm{f}_{\mathrm{a}}=1 \mathrm{KHz} .
\end{aligned}
$$

Assume $C_{1}=0.1 \mu$

$$
\mathrm{R}_{\mathrm{f}}=1.59 \mathrm{~K} \Omega \approx 1.5 \mathrm{~K} \Omega
$$

To find $\mathrm{R}_{1}$ \& $\mathrm{C}_{\mathrm{f}}$
Select $f_{b}=20 f_{a}$ with $R_{1} C_{1}=R_{f} C_{f}$

$$
\mathrm{f}_{\mathrm{b}}=20 \mathrm{KHz}=\frac{1}{2 \pi R_{1} C_{1}}
$$

$$
\mathrm{R}_{1}=79.5 \Omega \approx 100 \Omega
$$

$\mathrm{C}_{\mathrm{f}}=\frac{R_{1} C_{1}}{R_{f}}=\frac{82 \times 0.1 \times 10^{-6}}{1.5 K \Omega}$
$\mathrm{C}_{\mathrm{f}}=0.005 \mu \mathrm{f}$.
$\mathrm{Rom}_{\mathrm{om}} \approx \mathrm{R}_{1} / / \mathrm{R}_{\mathrm{f}}=100 \Omega$

## RESULT:

Thus an Integrator and Differentiator using op-amp are designed and their performance was successfully tested using op-amp IC741.

# EX. NO: 13 <br> DATE: <br> INVERTING, NON-INVERTING AND <br> DIFFERENTIAL AMPLIFIER 

## AIM:

To design, construct and test inverting, non-inverting amplifier using IC 741.

## APPARATUS REQUIRED:

| S. No. | Name of the Apparatus | Range/Valu <br> e | Qty |
| :---: | :--- | :---: | :---: |
| 1. | Bread Board | - | 1 |
| 2. | RPS | $(0-30) \mathrm{V}$ | 2 |
| 3. | Dual Power Supply | $\pm 15 \mathrm{~V}$ | 1 |
| 4. | Resistor | $1 \mathrm{k} \Omega, 10 \mathrm{k} \Omega$ | 2,2 |
| 5. | IC 741 Op-Amp | - | 1 |
| 6. | Connecting Wires | - | Few |
| 7. | Function Generator | $(0-3) \mathrm{MHz}$ | 1 |
| 8. | CRO | $(0-30) \mathrm{MHz}$ | 1 |
| 9. | Voltmeter or Multi-meter | $(0-30) \mathrm{V}$ | 1 |

## DESIGN:

## INVERTING AMPLIFIER:

To design an amplifier for the gain of -10 .
Gain $=R f / R 1$.
As the Gain is given negative, the circuit is inverting amplifier.
Gain $\mathrm{Av}=\mathrm{Rf} / \mathrm{R} 1=10 \Rightarrow \mathrm{Rf}=10 \mathrm{R} 1$.
Let $\mathrm{R} 1=1 \mathrm{k}, \mathrm{Rf}=10 * \mathrm{R} 1=10 * 1 \mathrm{k}=10 \mathrm{k}$.

## NON - INVERTING AMPLIFIER:

To design an amplifier for the gain of 11 .
Gain $=1+\mathrm{Rf} / \mathrm{R} 1$
As the Gain is given positive, the circuit is non-inverting amplifier.
Gain $\mathrm{Av}=1+\mathrm{Rf} / \mathrm{R} 1=11 \Rightarrow \mathrm{Rf}=10 \mathrm{R} 1$.
Let $\mathrm{R} 1=1 \mathrm{k}, \mathrm{Rf}=10 * \mathrm{R} 1=10 * 1 \mathrm{k}=10 \mathrm{k}$.

## THEORY:

## INVERTING AMPLIFIER:

A typical inverting amplifier with input resistor R1and a feedback resistor Rf is shown in the figure. Since the op-amp is assumed to be an ideal one the input bias current is zero and hence the non -inverting input terminal is at ground potential. The voltage at node „ $\mathrm{A}^{\text {e }}$ is Zero, as the non inverting input terminal is grounded
The nodal equation by KCL at node „ $\mathrm{A}^{\text {ce }}$ is given by $\mathrm{Vi} / \mathrm{R} 1+\mathrm{Vo} / \mathrm{Rf}=0$ or $\mathrm{V}_{0}=-\mathrm{Rf}\left(\mathrm{V}_{\mathrm{i}} / \mathrm{R} 1\right)$.

## NON- INVERTING AMPLIFIER:

A typical non-inverting amplifier with input resistor R 1 and a feedback resistor Rf is shown in the figure. The input voltage is given to the positive terminal. The output voltage is given by $\mathrm{V}_{0}=(1+\mathrm{Rf} / \mathrm{R} 1) \mathrm{Vi}$

## DIFFERENTIAL AMPLIFIER:

Basic differential amplifier is shown in figure, it amplifies the difference between the two input signal applied. The differential amplifier is characterized by the common mode rejection ratio (CMRR), which is the ratio of differential gain to common mode gain. The output voltage is given by $\mathrm{V} 0=(\mathrm{R} 2 / \mathrm{R} 1)(\mathrm{V} 1-\mathrm{V} 2)$, where V 1 and V 2 are the input voltages.

## CIRCUIT DIAGRAM:

INVERTING AMPLIFIER


TABULATION:

| Wave-form | Time Period <br> in ms | Voltage <br> in Volts | PracticalGain |
| :--- | :--- | :--- | :--- |
| Input <br> $\left(\mathrm{V}_{\text {in }}\right)$ |  |  |  |
| Output <br> $\left(\mathrm{V}_{\mathrm{o}}\right)$ |  |  |  |

PIN DIAGRAM


## NON INVERTING AMPLIFIER



## TABULATION:

| Wave-form | Time Period <br> in ms | Voltage <br> in Volts | PracticalGain |
| :--- | :--- | :--- | :--- |
| Input <br> $\left(\mathrm{V}_{\text {in }}\right)$ |  |  |  |
| Output <br> $\left(\mathrm{V}_{\mathrm{o}}\right)$ |  |  |  |

## PROCEDURE:

(i) Connect the inverting amplifier circuit as per the circuit diagram.
(ii) For various input voltage measure and record the output voltage.
(iii) Repeat the same for non- inverting and differential amplifier.

## MODEL GRAPH:

INVERTING AMPLIFIER


## NON-INVERTING AMPLIFIER



## SPECIFICATION FOR IC 741

$+\mathrm{V}_{\mathrm{cc}}=+15 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-15 \mathrm{~V}$
Ambient Temperature: $25^{0} \mathrm{C}$
Input offset voltage : 6 mV (Max)
Input offset current : 200nA(Max)
Input bias current : 500nA(Max)
Input resistance $: 2 \mathrm{M} \Omega$
Output resistance : $75 \Omega$
Total Power dissipation : 85mW

## RESULT:

The design and testing of the inverting, non-inverting amplifier is done and the input and output wave forms were drawn.

EX. NO: 14 APPLICATIONS OF IC 741 AS ADDER, SUBTRACTOR, COMPARATOR DATE:

AIM:
To study the applications of IC 741 as adder, subtractor, comparator

## APPARATUS:

1. IC 741
2. Resistors ( $1 \mathrm{~K} \Omega$ )-4
3.Function generator
4.Regulated power supply
5.IC bread board trainer
6.CRO
7.Patch cards and CRO probes

## CIRCUIT DIAGRAM:

## Adder:



Subtractor:


## Comparator:



## THEORY:

## ADDER:

Op-Amp may be used to design a circuit whose output is the sum of several input signalssuchascircuitiscalledasummingamplifierorsummer.Wecanobtaineither inverting or noninverting summer.

Thecircuitdiagramsshowsatwoinputinvertingsummingamplifier.Ithastwo input voltages $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$, two input resistors $\mathrm{R} 1, \mathrm{R} 2$ and a feedback resistor Rf.

Assuming that op- amp is in ideal conditions and input bias current is assumed to be zero, there is no voltage drop across the resistor R comp and hence the non-inverting input terminal is at ground potential.

By taking nodal equations

$$
\begin{aligned}
& \mathrm{V} 1 / \mathrm{R} 1+\mathrm{V} 2 / \mathrm{R} 2+\mathrm{V} 0 / \mathrm{Rf}=0 \\
& \mathrm{~V} 0=-[(\mathrm{Rf} / \mathrm{R} 1) \mathrm{V} 1+(\mathrm{Rf} / \mathrm{R} 2) \mathrm{V} 2]
\end{aligned}
$$

And here $\mathrm{R} 1=\mathrm{R} 2=\mathrm{Rf}=1 \mathrm{~K} \Omega \mathrm{~V} 0=-(\mathrm{V} 1+\mathrm{V} 2)$
Thus output is inverted and sum of input.

## SUBTRACTOR:

A basic differential amplifier can be used as a subtractor. It has two input signals V1and V2and two input resistances R1andR2 and a feedback resistor Rf.The input signals scaled to the desired values by selecting appropriate values for the external resistors.

From the figure, the output voltage of the differential amplifier with a gain of ${ }^{\prime} 1$ ' is
$\mathrm{V} 0=-\mathrm{R} / \mathrm{Rf}(\mathrm{V} 2-\mathrm{V} 1)$
$\mathrm{V} 0=\mathrm{V} 1-\mathrm{V} 2$.
Also $\mathrm{R} 1=\mathrm{R} 2=\mathrm{Rf}=1 \mathrm{~K} \Omega$.
Thus, the output voltage eV 0 is equal to the voltage V 1 applied to the non-inverting terminal minus voltage V2applied to inverting terminal.
Hence the circuit is sub tractor.

## COMPARATOR:

A comparator is a circuit which compares signal voltage applied at one input of an op-amp with a known reference Voltage at the other input. It is basically an open loop op-amp with output $\pm$ Vsat as in the ideal transfer characteristics.

It is clear that the change in the outputs that takes place with an increment in input Vi of only 2 mv .Thisistheuncertaintyregionwhereoutputcannotbedirectly defined There are basically 2 types of comparators.

1. Non inverting comparator and.
2. Inverting comparator.

The applications of comparator are zero crossing detector, window detector, time marker generator and phase meter.

## OBSERVATIONS:

## ADDER:

| V1(volts) | V2(volts) | Theoretical <br> $\mathrm{V} 0=-(\mathrm{V} 1+\mathrm{V} 2)$ | Practical <br> $\mathrm{V} 0=-(\mathrm{V} 1+\mathrm{V} 2)$ |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
|  |  |  |  |

## SUBTRACTOR:

| V1(volts) | V2(volts) | Theoretical <br> $\mathrm{V} 0=(\mathrm{V} 1-\mathrm{V} 2)$ | Practical <br> $\mathrm{V} 0=(\mathrm{V} 1-\mathrm{V} 2)$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |

COMPARATOR:

| Voltage input | Vref | Observed square wave <br> amplitude |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## MODEL GRAPH:

PROCEDURE:

## ADDER:

1. Connections are made as per the circuit diagram.
2. Apply input voltage 1) $\mathrm{V}_{1}=5 \mathrm{~V}, \mathrm{~V}_{2}=2 \mathrm{~V}$
2) $\mathrm{V} 1=5 \mathrm{~V}, \mathrm{~V} 2=5 \mathrm{~V}$
3) $\mathrm{V} 1=5 \mathrm{~V}, \mathrm{~V} 2=7 \mathrm{~V}$.
3. Using Millimeter measure the dc output voltage at the output terminal
4. For different values of V1 and V2 measure the output voltage.

## SUBTRACTOR:

1. Connections are made as per the circuit diagram.
2. Apply input voltage 1) $\mathrm{V} 1=5 \mathrm{v}, \mathrm{V} 2=2 \mathrm{v}$
2) $\mathrm{V} 1=5 \mathrm{v}, \mathrm{V} 2=5 \mathrm{v}$
3) $\mathrm{V} 1=5 \mathrm{v}, \mathrm{V} 2=7 \mathrm{v}$.
3. Using Millimeter measure the dc output voltage at the output terminal.
4. For different values of V1and V2measure the output voltage.

## COMPARATOR:

1. Connections are made as per the circuit diagram.
2. Select the sine wave of 10 V peak to peak, 1 K Hz frequency.
3. Apply the reference voltage 2 V and trace the input and output wave forms.
4. Superimpose input and output waveforms and measure sine wave amplitude with reference to Vref.
5. Repeatsteps3and 4with referencevoltagesas $2 \mathrm{~V}, 4 \mathrm{~V},-2 \mathrm{~V},-4 \mathrm{~V}$ andobserve the wave forms.
6. Replace sine wave input with 5 V dc voltage and Vref $=0 \mathrm{~V}$.
7. Observe dc voltage at output using CRO.
8. Slowly increase Vrefvoltage and observe the change in saturation voltage.

## PRECAUTIONS:

1. Make null adjustment before applying the input signal.

2 Maintain proper Vcc levels.

## RESULT:

## EX. NO: 15 DESIGN OF ASTABLE MULTIVIBRATOR <br> DATE: <br> USING IC 555 TIMER

AIM:
To design and test an astable multivibrator for generating symmetrical andunsymmetrical square wave form for the given frequency and duty cycle.

## APPARATUS REQUIRED:

| S. No. | Name of the Apparatus | Range/Value | Qty |
| :---: | :--- | :---: | :---: |
| 1. | Bread Board | - | 1 |
| 2. | Resistor | $3.6 \mathrm{k} \Omega, 7.2 \mathrm{k} \Omega$ | 1,2 |
| 3. | IC 555 | - | 1 |
| 4. | CRO | 20 MHz. | 1 |
| 5. | Capacitor | $0.1 \mu \mathrm{~F}, 0.01 \mu \mathrm{~F}$ | 1,1 |
| 6. | RPS | $(0-30) \mathrm{V} / 5 \mathrm{~V}$ | 1 |
| 7. | Diode |  | 1 |
| 8. | Connecting Wires | - | Few |

## THEORY:

The 555 timer is connected as an astable multivibrator as shown in figure. In this mode of operation the timing capacitor charges up towards $\mathrm{V}_{\mathrm{Cc}}$ (assuming $\mathrm{V}_{\mathrm{O}}$ is high initially) through $(\mathrm{Ra}+\mathrm{Rb})$ until the voltage across the capacitor reaches the threshold level (2/3) Vcc. At this point the internal upper comparator switches state causing the internal flip-flop output to go high. This turns on the discharge transistor and the timing capacitor C then discharges through Rb and the discharging transistor. The discharging continues until the capacitor voltage drops to (1/3) Vcc at which point the internal lower comparator switches states causing the internal flip-flop output to go low, turning off the discharge transistor. At this point the capacitor starts to charge again, thus completing the cycle.

## DESIGN:

## i. For Unsymmetrical waveform:

$\mathrm{f}=1 / \mathrm{T}=1.44 /(\mathrm{Ra}+2 \mathrm{Rb}) \mathrm{C}$;
Duty Cycle $=\mathrm{D}=$ tlow $/($ tlow +t high $) \Rightarrow \mathrm{D}=\mathrm{Rb} /(\mathrm{Ra}+2 \mathrm{Rb})$;

Where thigh $=0.693(\mathrm{Ra}+\mathrm{R} \mathrm{b}) \mathrm{C}$; tlow $=0.69$;
Specifications: frequency $=1 \mathrm{kHz}$; Duty cycle $=25 \%$ Design:
tlow $=0.25 \mathrm{~ms}=0.693 \mathrm{RbC}$;
Let $\mathrm{C}=0.1 \mu \mathrm{~F} \Rightarrow \mathrm{R} b=0.25 /\left(0.693 \mathrm{X} 0.1 \mathrm{X} 10^{-6}\right)=$ thigh $=0.693(\mathrm{Ra}+\mathrm{R} \mathrm{b}) \mathrm{C}=0.75 \mathrm{~ms} \Rightarrow \mathrm{Ra}=$

## - For Symmetrical Wave form :

thigh $=0.693 \mathrm{RaC}$; tlow $=0.693 \mathrm{RbC}$
$\mathrm{f}=1 / \mathrm{T}=1.44 /(\mathrm{Ra}+\mathrm{Rb}) \mathrm{C}=>\mathrm{D}=\mathrm{Rb} /(\mathrm{Ra}+\mathrm{Rb})$;
Specifications: frequency $=1 \mathrm{kHz}$; Duty cycle $=50 \%$.
Design: tlow $=0.5 \mathrm{~ms}=0.693 \mathrm{RbC}$;
Let $\mathrm{C}=0.1 \mu \mathrm{~F} ; \mathrm{Rb}=\mathrm{thigh}=0.693 \mathrm{RaC}=0.5 \mathrm{~ms} ; \mathrm{Ra}=$


## PIN DIAGRAM FOR IC555


$1=$ Ground, $2=$ Trigger, $3=$ output, $4=$ Reset, $5=$ Control voltage,
$6=$ Threshold, $7=$ Discharge, $8=+\mathrm{Vcc}$

## PROCEDURE:

1. Connect the circuit as given using component values as obtained in designed part (i)
2. Observe and sketch the capacitor voltage waveform and output waveform.
3. Measure the frequency and duty cycle of the output waveform.
4. Connect the circuit using component values as obtained from designed part (ii).
5. Repeat step 2 and 3

TABULATION:

## Symmetrical: $\quad$ Duty Cycle $=\mathbf{5 0} \%$

| tlow (ms) |  | thigh (ms) |  | Frequency (Hz) |  | Output <br> Voltage <br> (V) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | | Capacitor |
| :---: |
| Voltage (V) |

Unsymmetrical: $\quad$ Duty Cycle $=\mathbf{2 5 \%}$

| tlow (ms) |  | t high (ms) |  | Frequency (Hz) |  | Output <br> Voltage (V) | Capacitor <br> Voltage (V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Theoretical | Practical | Theoretical | Practical | Theoretical | Practical |  |  |



## MODEL GRAPH:

## RESULT:

Thus IC555 timer was operated in astable mode to generate square wave. Theoretical Duty cycle: 25\% 50\%

Practical Duty cycle : $\qquad$

EX. NO: 16
DATE:

## AIM:

To design, construct and test a monostable multivibrator using IC - 555 timer.

## APPARATUS REQUIRED:

| S. No. | Name of the Apparatus | Range/Value | Qty |
| :---: | :--- | :---: | :---: |
| 1. | Bread Board | - | 1 |
| 2. | Resistor | $1.8 \mathrm{k} \Omega$ | 1 |
| 3. | IC 555 | - | 1 |
| 4. | CRO | 20 MHz. | 1 |
| 5. | Function Generator | $0-3 \mathrm{MHz}$. | 1 |
| 6. | Capacitor | $0.1 \mu \mathrm{~F}, 0.01 \mu \mathrm{~F}$ | 1,1 |
| 7. | RPS | $(0-30) \mathrm{V} / 5 \mathrm{~V}$ | 1 |
| 8. | Connecting Wires | - | Few |

## THEORY:

Mono-stable multivibrator has only one stable state and one quasi-stable state. Transition is obtained from the stable to quasi-stable by triggering. The transition time due to external triggering is very short, whereas the time for the circuit to remain quasi-stable state is very large. The circuit returns to stable state from its quasi-stable state by itself, without requiring any external triggering signal. Because, after triggering, the circuit returns from quasi-stable state by itself after a certain time delay, therefore the circuit is also called a one shot multivibrator or univibrator.

The mono-stable multivibrator is a regenerative device, which is used to generate rectangular output, pulse of predetermined width. The device can make a fast transition in time T after the application of input trigger and as such can be used as a delay circuit. The circuit is also referred to as gating circuit, because it generates rectangular wave form, which can be used to gate other circuits. The Pulse width is T
$=1.1 \mathrm{RC}$, where R is the resistor and C is the capacitor.

## DESIGN:

$\mathrm{T}=1.1 \mathrm{RC}$;
Let $\mathrm{T}=200 \mu \mathrm{sec} ; \mathrm{C}=0.1 \mu \mathrm{~F} \Rightarrow \mathrm{R}=$


## PROCEDURE:

1. Connect the circuit as shown in circuit diagram.
2. Apply negative trigger to pin 2.
3. Observe and sketch the output wave form at pin 3.
4. Observe the output pulse width for different values of C and tabulate.

## TABULATION:

| $R(k \Omega)$ | $\mathbf{C}(\square F)$ | Pulse width <br> T (Practical) <br> $(\mathrm{ms})$ | Pulse width <br> T (Theoretical) <br> $(\mathrm{ms})$ |
| :--- | :---: | :---: | :---: |
|  |  |  |  |



## MODEL GRAPH:

## RESULT:

Thus IC555 timer was operated in Mono stable mode to generate square waveform.

Theoretical pulse duration $=$
Practical pulse duration $=$

## EX. NO: 17 PLL (IC 565) CHARACTERISTICS AND ITS USEAS DATE: FREQUENCY MULTIPLIER

## AIM: <br> a. To study the characteristics of a Phase Locked Loop (PLL)-IC 565. <br> b. To study the frequency multiplier circuit using PLL-IC 565.

## THEORY:

a) PLL- It is basically a feedback control system that controls the phase of a voltage controlled oscillator (VCO). The input signal is applied to one input of a phase detector. The other input is connected to the output of VCO. Normally the frequencies of both signals will be nearly the same. The output of the phase detector is a voltage proportional to the phase difference between the two inputs. This signal is applied to the loop filter. It is the loop filter that determines the dynamic characteristics of the PLL. The filtered signal controls the VCO. The output of the VCO is applied to the phase detector. Normally the loop filter is designed to match the characteristics required by the application of the PLL. If the PLL is to acquire and track a signal the bandwidth of the loop filter will be greater than if it expects a fixed input frequency. The frequency range which the PLL will accept and lock on is called the capture range. Once the PLL is locked and tracking a signal the range of frequencies that the PLL will follow is called the tracking range. Generally the tracking range is larger than the capture range. Figure shows the block diagram of PLL
b) Frequency multiplier using the 565 PLL- The frequency divider is inserted between the VCO and the phase comparator. Since the output of the divider is locked to the input frequency fin, the VCO is actually running at a multiple of the input frequency. The desired amount of multiplication can be obtained by selecting a proper divide by N network, where N is an integer. For example, to obtain the output frequency fOUT $=5$ fin, a divide by $\mathrm{N}=5$ network is needed. The 4 bit binary counter (7490) is configuredas a divide by 5 circuits. The transistor Q is used as a driver stage to increase the driving capability of the NE 565. C3 is used to eliminate possible oscillation. C 2 should be large enough to stabilize the VCO frequency.


## DESIGN: a. PLL Circuit

The Circuit components are $\mathrm{R} 1=12 \mathrm{~K} \Omega, \mathrm{C} 1=0.01 \mu \mathrm{~F}, \mathrm{C} 2=10 \mu \mathrm{~F} \& \mathrm{C} 3=0.001 \mu \mathrm{~F}$.
The design formulae are: $\mathrm{V}=(+\mathrm{V})-(-\mathrm{V})=20$ Volt.
Free running frequency, fout= $1.2 /[4 \mathrm{R} 1 \mathrm{C} 1]=2.5 \mathrm{KHz}$.
Lock Range, $\mathrm{fL}= \pm 8 \mathrm{X}$ fout $/ \mathrm{V}= \pm 1 \mathrm{KHz}$.
Capture Range, $\mathrm{fc}= \pm \mathrm{fL} /\left[2 \pi \times 3.6 \times 10^{3} \mathrm{X} \mathrm{C} 2\right]= \pm 66.49 \mathrm{~Hz}$


## CIRCUIT DIAGRAM:

## a. PLL Circuit



## b. Frequency Multiplier



PLL is studied and used as frequency multiplier.

## EX. NO: 18 IC REGULATED DC POWER SUPPLY USING <br> DATE: <br> LM 723 and LM 317

## AIM:

To design the regulated DC power supply using LM 723 and LM 317.

## APPARATUS REQUIRED:

| S. No. | Name of the Apparatus | Range/Value | Qty |
| :---: | :--- | :---: | :---: |
| 1. | Bread Board | - | 1 |
| 2. | Resistor | $5 \mathrm{~K} \Omega, 240 \Omega$ | 1 |
| 3. | NE 565, IC 7490 | - | 1 <br> each |
| 4. | Voltmeter | $(0-30) \mathrm{V}$ | 1 |
| 6. | Capacitor | $10 \mu \mathrm{~F}, 0.1 \mu \mathrm{~F}$, <br> 0.100 pF | 1 <br> each |
| 7. | RPS | $(0-30) \mathrm{V} / 5 \mathrm{~V}$ | 1 |
| 8. | Connecting Wires | - | Few |

## THEORY:

A voltage regulator is designed to automatically maintain a constant voltage level. A voltage regulator may be a simple "feed-forward" design or may include negative feedback control loops. It may use an electromechanical mechanism, or electronic components. Depending on the design, it may be used to regulate one or more AC or DC voltages. Electronic voltage regulators are found in devices such as computer power supplies where they stabilize the DC voltages used by the processor and other elements. In automobile alternators and central power station generator plants, voltage regulators control the output of the plant. In an electric power distribution system, voltage regulators may be installed at a substation or along distribution lines so that all customers receive steady voltage independent of how much power is drawn from the line. The circuit diagram shows an IC 723 connected to operate as a positive voltage regulator. The output voltage can be set to any value between approximately 7 V (reference voltage) and 37 V by appropriate selection of resistors R1 and R2. A potentiometer may be included between R1 and R2, of course, to make the voltage adjustable. An external transistor may be Darlington connected to Q1 (as shown in earlier post) to handle large load current.

## DESIGN:

a) REGULATOR USING LM317 Vout $=6 \mathrm{~V}$ (given). Vout $=$ $1.25[1+\mathrm{R} 2 / \mathrm{R} 1]$ Let $\mathrm{R}_{2}=240 \Omega, \mathrm{R}_{1}=\mathrm{R} 2 /\left(0.8 \mathrm{XV}_{\text {out }}-1\right)=$

## b) REGULATOR USING LM723

$V_{\text {out }}=3 \mathrm{~V}$ (given).
$V_{\text {out }}=\mathrm{R}_{2} \mathrm{~V}_{\text {ref }} / \mathrm{R}_{1}+\mathrm{R}_{2}$
$\mathrm{V}_{\text {ref }}=7 \mathrm{~V}$. Choose R1+R2=10K $\Omega, \mathrm{C} 1=100 \mathrm{pF}$.
$\left.\mathrm{R}_{2}=\underline{\mathrm{V}_{\text {out }}\left(\mathrm{R}_{1}\right.}+\mathrm{R}_{2}\right) / \mathrm{V}_{\text {ref }}=3 \mathrm{~V} \square 10 \square 10^{3} / 7 \mathrm{~V}=R \quad R_{2} R_{1}=$
3

## PROCEDURE:

1. Connect the circuit as shown in circuit diagram.
2. Apply the unregulated power supply at pin 3 .
3. Vary the voltage and observe the regulated output and tabulate the reading.
4. Plot the graph.

## CIRCUIT DIAGRAM:

REGULATOR USING LM317


TABULATION:

| S.No. | V $_{\text {in }}$ in Volts | V $_{\text {out }}$ in Volts |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## REGULATOR USING LM 723:



| S.No. | $\mathbf{V}_{\text {in }}$ in Volts | V $_{\text {out }}$ in Volts |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## RESULT:

Thus the DC Power supply using LM317 and LM 723 is designed and graph is plotted.

## MADHA ENGINEERING COLLEGE <br> (A Christian Minority Institution) KUNDRATHUR, CHENNAI - 600069

C Programming and Data Structures Lab

| Name $:$ |  |  |
| :--- | :--- | :--- |
| Subject $:$ |  |  |
| Roll No. | $:$ |  |
| Semester $:$ | Year: |  |

Aim:
To write a program for stack using array implementation.

## Algorithm :

Step1:Define a array which stores stack elements..

Step 2: The operations on the stack are
a)PUSH data into the stack
b)POP data out of stack

Step 3: PUSH DATA INTO STACK
3a.Enter the data to be inserted into stack.
3b.If TOP is NULL
the input data is the first node in stack.
the link of the node is NULL.
TOP points to that node.
3c.If TOP is NOT NULL
the link of TOP points to the new node.
TOP points to that node.
Step 4: POP DATA FROM STACK
4a.If TOP is NULL
the stack is empty
4b.If TOP is NOT NULL the link of TOP is the current TOP. the pervious TOP is popped from stack.

Step 5. The stack represented by linked list is traversed to display its content.

## PROGRAM

```
#include<stdio.h>
#include<conio.h>
#define SIZE 5
int stack[SIZE],top=-1;
void push();
void pop();
void display();
void main()
{
int choice;
int isempty();
int length();
clrscr();
while(1)
{
    printf("\n 1.Push");
    printf("\n 2. POP");
    printf("\n 3.Display");
    printf("\n 4. Length ");
    printf("\n 5.Quit");
    printf("\n Enter the choice:");
    scanf("\n %d",&choice);
    switch(choice)
    {
        case 1: push();
            break;
            case 2: pop();
            break;
            case 3: display();
            break;
            case 4: printf("\n No. of elements in the stack is %d",length());
            break;
            case 5: exit(0);
            break;
            default: printf("\n Invalid choice");
        }
    }
}
void push()
{
    int n;
if(top==SIZE-1)
```

```
printf("\n Stack is full");
else
{
    printf("\nEnter the no.");
    scanf("%d",&n);
    top++;
    stack[top]=n;
}
void pop()
{
        int n;
    if(isempty())
{
        printf("\nStack is empty");
        top=-1;
}
else
{
    n=stack[top];
    printf("\n %d is popped from the stack \n",n);
    --top;
}
}
void display()
{
    int i,temp=top;
if(isempty())
{
    printf("\n Stack Empty");
    return;
    }
printf("\n Elements in the stack:");
for(i=temp;i>=0;i--)
printf("%d \n",stack[i]);
}
int isempty()
{
    return (top==-1);
}
int length()
```

```
{
    return (top+1);
}
```


## OUTPUT

1.Push
2. POP
3.Display
4. Length
5.Quit

Enter the choice: 1

Enter the no. 10
1.Push
2. POP
3.Display
4. Length
5.Quit

Enter the choice: 1

Enter the no. 20
1.Push
2. POP
3.Display
4. Length
5.Quit

Enter the choice: 1

Enter the no. 30
1.Push
2. POP
3.Display
4. Length
5.Quit

Enter the choice: 1

Enter the no. 40
1.Push
2. POP
3.Display
4. Length
5.Quit

Enter the choice: 3

Elements in the stack:
40
30
20
10
1.Push
2. POP
3.Display
4. Length
5.Quit

Enter the choice: 2

40 is popped from the stack
1.Push
2. POP
3.Display
4. Length
5.Quit

Enter the choice: 4
Number of elements in the stack is 3
1.Push
2. POP
3.Display
4. Length
5.Quit

Enter the choice: 5

## Aim:

To write a program for Queue using array implementation.

## Algorithm :

Step1:Define a array which stores queue elements..

Step 2: The operations on the queue are
a)INSERT data into the queue
b)DELETE data out of queue

Step 3: INSERT DATA INTO queue
3a.Enter the data to be inserted into queue.
3b.If TOP is NULL
the input data is the first node in queue.
the link of the node is NULL.
TOP points to that node.
3c.If TOP is NOT NULL
the link of TOP points to the new node.
TOP points to that node.

Step 4: DELETE DATA FROM queue
4a.If TOP is NULL
the queue is empty
4b.If TOP is NOT NULL the link of TOP is the current TOP. the pervious TOP is popped from queue.

Step 5. The queue represented by linked list is traversed to display its content.

```
PROGRAM
# include<stdio.h>
# define MAX 5
int queue_arr[MAX];
int rear = -1;
int front = -1;
main()
{
int choice;
while(1)
{
printf("1.Insert\n");
printf("2.Delete\n");
printf("3.Display\n");
printf("4.Quit\n");
printf("Enter your choice : ");
scanf("%d",&choice);
switch(choice)
{
case 1:
insert();
break;
case 2:
del();
break;
case 3:
display();
break;
case 4:
exit(1);
default:
printf("Wrong choice\n");
}/*End of switch*/
}/*End of while*/
}/*End of main()*/
insert()
{
int added_item;
if (rear==MAX-1)
printf("Queue Overflow\n");
```

```
else
{
if (front==-1) /*If queue is initially empty */
front=0;
printf("Input the element for adding in queue: ");
scanf("%d", &added_item);
rear=rear+1;
queue_arr[rear] = added_item;
}
}/*End of insert()*/
del()
{
if (front == -1 || front > rear)
{
printf("Queue Underflow\n");
return ;
}
else
{
printf("Element deleted from queue is : %d\n", queue_arr[front]);
front=front+1;
}
}/*End of del() */
display()
{
int i;
if (front == -1)
printf("Queue is empty\n");
else
{
printf("Queue is :\n");
for(i=front;i<= rear;i++)
printf("%d ",queue_arr[i]);
printf("\n");
}
}/*End of display() */
```


## OUTPUT

1. Insert
2.Delete
3.Display
4.Quit

Enter your choice:1

Input the element for adding in queue :10
1.Insert
2.Delete
3.Display
4.Quit

Enter your choice:1

Input the element for adding in queue :20
1.Insert
2.Delete
3.Display
4.Quit

Enter your choice:1

Input the element for adding in queue :30
1.Insert
2.Delete
3. Display
4.Quit

Enter your choice:1

Input the element for adding in queue :40
1.Insert
2.Delete
3.Display
4.Quit

Enter your choice:3

Queue is :
40
30
20

1. Insert
2.Delete
3.Display
4.Quit

Enter your choice:2

Element deleted from queue is :10
1.Insert
2.Delete
3.Display
4.Quit

Enter your choice:3

Queue is :
40
30
20
1.Insert
2.Delete
3.Display
4.Quit

Enter your choice:4

## Aim:

To write a program for stack using linked list implementation.
Algorithm :
Step1:Define a C-struct for each node in the stack. Each node in the stack contains data and link to the next node. TOP pointer points to last node inserted in the stack.

Step 2: The operations on the stack are
a)PUSH data into the stack
b)POP data out of stack

## Step 3: PUSH DATA INTO STACK

3a.Enter the data to be inserted into stack.
3b.If TOP is NULL
the input data is the first node in stack.
the link of the node is NULL.
TOP points to that node.
3c.If TOP is NOT NULL the link of TOP points to the new node. TOP points to that node.

Step 4: POP DATA FROM STACK
4a.If TOP is NULL the stack is empty
4b.If TOP is NOT NULL the link of TOP is the current TOP. the pervious TOP is popped from stack.

Step 5. The stack represented by linked list is traversed to display its content.

## PROGRAM

\# include<stdio.h>
\# include<conio.h>
struct node
\{
int info;
struct node *link;
\}*top=NULL;
main()
\{
int choice;
while(1)
\{ printf("1.Push\n");
printf("2.Pop\n");
printf("3.Display\n");
printf("4.Quit $\backslash n$ ");
printf("Enter your choice : ") ;
scanf("\%d", \&choice);
switch(choice)
\{
case 1:
push();
break;
case 2:
pop();
break;
case 3:
display();
break;
case 4:
exit(1);
default :
printf("Wrong choice\n");
\}/*End of switch */
\}/*End of while */
\}/*End of main() */
push()
\{
struct node *tmp;
int pushed_item;

```
tmp = (struct node *)malloc(sizeof(struct node));
printf("Input the new value to be pushed on the stack : ");
scanf("%d",&pushed_item);
tmp->info=pushed_item;
tmp->link=top;
top=tmp;
}/*End of push()*/
pop()
{
struct node *tmp;
if(top == NULL)
printf("Stack is empty\n");
else
{ tmp=top;
printf("Popped item is %d\n",tmp->info);
top=top->link;
free(tmp);
}
}/*End of pop()*/
display()
{ struct node *ptr;
ptr=top;
if(top==NULL)
printf("Stack is empty\n");
else
{
printf("Stack elements :\n");
while(ptr!= NULL)
{
printf("%d\n",ptr->info);
ptr = ptr->link;
}/*End of while */
}/*End of else*/
}/*End of display()*/
```


## OUTPUT

1.Push
2. POP
3.Display
5.Quit

Enter the choice: 1

Input the new value to be pushed on the stack :. 10
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 1

Input the new value to be pushed on the stack : 20
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 1

Input the new value to be pushed on the stack : 30
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 1

Input the new value to be pushed on the stack : 40
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 3
Elements in the stack:
40
30
20
10
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 2

40 is popped from the stack
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 5

## Ex:3a

## LINKED LIST IMPLEMENTATION USING LIST

## AIM:

To implement a linked list and do all operations on it.

## ALGORITHM:

Step 1 : Start the process.
Step 2: Initialize and declare variables.
Step 3: Enter the choice. INSERT / DELETE.
Step 4: If choice is INSERT then
a. Enter the element to be inserted.
b. Get a new node and set DATA[NEWNODE] = ITEM.
c. Find the node after which the new node is to be inserted.
d. Adjust the link fields.
e. Print the linked list after insertion.

Step 5: If choice is DELETE then
a. Enter the element to be deleted.
b. Find the node containing the element (LOC) and its preceding node (PAR).
c. Set ITEM = DATA[LOC] and delete the node LOC.
d. Adjust the link fields so that PAR points to the next element. ie LINK[PAR] = LINK [ LOC].
e. Print the linked list after deletion.

Step 6: Stop the process.

```
PROGRAM
#include<stdio.h>
#include<stlib.h>
#include<conio.h>
struct node;
typedef struct node *ptr;
typedef ptr list;
typedef ptr position;
typedef int data;
struct node
{
    data element;
    struct node *next;
}
//function prototypes
void makeempty(void);
int isempty(void);
void create(void);
position findprevious(data);
void delet(data);
void display(void);
void insert(data, int);
position getprevposition(int);
data getelement(int);
int getposition(data);
//global variable declarations
position first;
position last;
position L;
int length;
//to make empty list
void makeempty(void)
{
    position tmp;
    tmp = malloc(sizeof(list));
    tmp->next = NULL;
    L = tmp;
    first = last = NULL;
}
```

```
//to check list is empty or not
int isempty(void)
{
    if (L-> next = NULL)
        return 1;
    else
        return 0;
}
//to create initial set of elements
void create(void)
{
    data e;
    int n, i;
    position tmp;
    makeempty();
    printf("Enter number of element : \ `);
    scanf("%d", &n);
    for (i=0; i<n; i++)
    {
        printf("Enter an element : ");
        scanf("%d", &e);
        tmp = malloc(sizeof(list));
        tmp->element = e;
        tmp->next = NULL;
        if (L->next == NULL)
        {
            L->next = tmp;
            first = last = tmp;
    }
    else
    {
        last->next = tmp;
        last = tmp;
    }
    }
}
//to display all the elements
void display()
{
    position t;
    for(t=first; t!=NULL; t=t->next)
        printf("%d --> ", t->element);
    getch();
}
```

```
//to find position of previous element
position getprevposition(int index)
{
    position tmp;
    int count = 1;
    if (index>length)
    {
        printf("Invalid Position");
        return NULL;
    }
    else
    {
        for (tmp=first; count<index-1; tmp=tmp->next)
            count++;
        return tmp;
    }
}
//to insert a new element
void insert(data x, int p)
{
    position pos, tmp;
    tmp = malloc(sizeof(list));
    tmp->element=x;
    if (p==1) //first position
    {
        tmp->next = first;
        L->next = tmp;
        first = tmp;
        length++;
    }
    else if (p == length) //last position
    {
        last->next = tmp;
        last = tmp;
        tmp->next = NULL;
    }
    else //arbitrary position
    {
        pos = getpreviousposition(p);
        if (pos == NULL)
        {
        printf("Invalid position");
        getch();
    }
    else
```

```
            {
        tmp->next = pos->next;
        pos->next = tmp;
        length++;
        }
}
}
//to find position of previous element
position findprevious(data x)
{
    position p;
    p = L;
    while (p->next->element!=x && p->next!=NULL)
        p = p->next;
    return p;
}
//to delete given element
void delet(data x)
{
    position p, tmp;
    if (isempty())
    {
        printf("List is empty");
        getch();
    }
    else
    {
        p = findprevious(x);
        if (p-> next = NULL)
        {
            printf("Element not found");
            getch();
        }
        else
    {
        if (p->next == last)
        {
            free (p->next);
            p->next = NULL;
            last = p;
            length--;
            return;
            }
            if (p == L)
```

```
                {
        first = first->next;
                }
                tmp = p->next;
                p->next = tmp->next;
                free(tmp);
                length--;
    }
    }
}
int menu()
{
int ch;
printf("1. Create\n2. Display\n3.Insert\n4.Get Element\n5.Get Position\n6. Delete\n7.
Exit\n\n Enter your choice: ");
    scanf("%d", &choice);
    return choice;
}
//to find the element at given position
data getelement(int pos)
{
    position p;
    int i;
    p = L;
    if (pos > length)
        return NULL;
    else
    {
        for(i=0; i<pos; i++)
            p = p->next;
        return p->element;
    }
}
//to find position of given element
int getposition(data e)
{
    position p;
    int i=0;
    for (p=first; p!=NULL; p=p->next)
    {
        if (p->element == e)
        return i+1;
        else
```

```
    i++;
    }
    return NULL;
}
```

void main()
\{

```
int ch;
data n, p;
while(1)
{
clrscr();
ch = menu();
switch (ch)
{
```

case 1 :
create();
break;
case 2:
display();
break;
case 3 :
printf("Enter an element : ");
scanf("\%d", \&n);
printf("Enter Position : ");
scanf("\%d", \&p);
insert ( $\mathrm{n}, \mathrm{p}$ );
break;
case 4:
printf("Enter an element : ");
scanf("\%d", \&n);
delet ( n );
break;
case 5:
printf("Enter position : ");
scanf("\%d", \&p);
if ( $\mathrm{p}<1 \| \mathrm{p}>$ length) printf("Invalid position");
else printf("Element at position \%d is \%d", p, getelement(p));
getch();
break;
case 6:
printf("Enter an element : ");
scanf("\%d", \&n);
if (getposition(n) == NULL)
printf("Element doesn't Exist");
else printf("\%d exists at position \%d", n, getposition(n)); getch(); break;
default:
printf("Invalid Choice");
getch();
\}
\}
\}

## OUTPUT

1. Create
2. Display
3. Insert
4. Delete
5. Get element
6. Get position
7. Exit

Enter your Choice: 1

Enter number of element: 3
Enter an element: 10
Enter an element: 20
Enter an element: 30

Enter your Choice: 3
Enter element: 25
Enter Position: 3

Enter your Choice: 2
10 --> 20 --> 25 --> 30

Enter your Choice: 6
Enter an element:20
20 exists at position 2

Enter your Choice: 4
Enter an element 30

Enter your Choice: 2
10 --> 20 --> 25

Enter your Choice: 6

## Ex:3b

## LINKED LIST IMPLEMENTATION USING STACK

Aim:
To write a program for stack using linked list implementation.

## Algorithm :

Step1:Define a C-struct for each node in the stack. Each node in the stack contains data and link to the next node. TOP pointer points to last node inserted in the stack.

Step 2: The operations on the stack are
a)PUSH data into the stack
b)POP data out of stack

## Step 3: PUSH DATA INTO STACK

3a.Enter the data to be inserted into stack.
3b.If TOP is NULL
the input data is the first node in stack. the link of the node is NULL.
TOP points to that node.
3c.If TOP is NOT NULL
the link of TOP points to the new node.
TOP points to that node.
Step 4: POP DATA FROM STACK
4a.If TOP is NULL
the stack is empty
4b.If TOP is NOT NULL the link of TOP is the current TOP. the pervious TOP is popped from stack.

Step 5. The stack represented by linked list is traversed to display its content.

```
PROGRAM
# include<stdio.h>
# include<conio.h>
struct node
{
int info;
struct node *link;
} *top=NULL;
main()
{
int choice;
while(1)
{ printf("1.Push\n");
printf("2.Pop\n");
printf("3.Display\n");
printf("4.Quit\n");
printf("Enter your choice : ") ;
scanf("%d", &choice);
switch(choice)
{
case 1:
push();
break;
case 2:
pop();
break;
case 3:
display();
break;
case 4:
exit(1);
default
:
printf("Wrong choice\n");
}/*End of switch */
}/*End of while */
}/*End of main() */
push()
{
struct node *tmp;
int pushed_item;
tmp = (struct node *)malloc(sizeof(struct node));
printf("Input the new value to be pushed on the stack : ");
```

```
scanf("%d",&pushed_item);
tmp->info=pushed_item;
tmp->link=top;
top=tmp;
}/*End of push()*/
pop()
{
struct node *tmp;
if(top == NULL)
printf("Stack is empty\n");
else
{ tmp=top;
printf("Popped item is %d\n",tmp->info);
top=top->link;
free(tmp);
}
}/*End of pop()*/
display()
{ struct node *ptr;
ptr=top;
if(top==NULL)
printf("Stack is empty\n");
else
{
printf("Stack elements :\n");
while(ptr!= NULL)
{
printf("%d\n",ptr->info);
ptr = ptr-> link;
}/*End of while */
}/*End of else*/
}/*End of display()*/
```


## OUTPUT

1.Push
2. POP
3.Display
5.Quit

Enter the choice: 1
Input the new value to be pushed on the stack :. 10
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 1

Input the new value to be pushed on the stack : 20
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 1
Input the new value to be pushed on the stack : 30
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 1
Input the new value to be pushed on the stack : 40
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 3

Elements in the stack:
40
30
20
10
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 2
40 is popped from the stack
1.Push
2. POP
3.Display
5.Quit

Enter the choice: 5

## Ex:3c

## LINKED LIST IMPLEMENTATION USING QUEUE

Aim:
To write a program for Queue using Linked implementation.

## Algorithm:

Step1: Define a C-struct for each node in the queue. Each node in the queue contains data and link to the next node. Front and rear pointer points to first and last node inserted in the queue.

Step 2: The operations on the queue are
a)INSERT data into the queue
b)DELETE data out of queue

Step 3: INSERT DATA INTO queue
3a.Enter the data to be inserted into queue.
3b.If TOP is NULL
the input data is the first node in queue.
the link of the node is NULL.
TOP points to that node.
3c.If TOP is NOT NULL
the link of TOP points to the new node.
TOP points to that node.
Step 4: DELETE DATA FROM queue
4a.If TOP is NULL
the queue is empty
4b.If TOP is NOT NULL
the link of TOP is the current TOP. the pervious TOP is popped from queue.

Step 5. The queue represented by linked list is traversed to display its content.

## PROGRAM

\#include<stdio.h>
\#include<malloc.h>
\#define MAXSIZE 10

```
void insertion();
void deletion();
void display();
struct node
{
int info;
struct node *link;
}*new,*temp,*p,*front=NULL,*rear=NULL;
typedef struct node N;
```

main()
\{
int ch;
do
\{
printf("\nlttt|tLinked queue");
printf("\n 1.Insertion");
printf("\n 2.Deletion");
printf("\n 3.Display");
printf("\n 4.Exit");
printf("\n Enter your choice : ");
scanf("\%d",\&ch);
switch(ch)
\{
case 1 :
insertion();
break;
case 2:
deletion();
break;
case 3:
display();
break;
default:
break;
\}
\}
while(ch<=3); \}
void insertion()

```
{
int item;
new=(N*)malloc(sizeof(N));
printf("\nEnter the item : ");
scanf("%d",&item);
new->info=item;
new->link=NULL;
if(front==NULL)
front=new;
else
rear->link=new;
rear=new;
}
void deletion()
{
if(front==NULL)
printf("\nQueue is empty");
else
{
p=front;
printf("\nDeleted element is : %d",p->info);
front=front->link;
free(p);
}
}
void display()
{
if(front==NULL)
printf("\nQueue is empty");
else
{
printf("\nThe elements are : ");
temp=front;
while(temp!=NULL)
{
printf("%d",temp->info);
temp=temp->link;
}
}
}
```


## OUTPUT

1.Insertion
2.Deletion
3.Display
4.Exit

Enter your choice: 1
Enter the item :10
1.Insertion
2.Deletion
3.Display
4.Exit

Enter your choice: 1
Enter the item :20
1.Insertion
2.Deletion
3.Display
4.Exit

Enter your choice:1
Enter the item :30
1.Insertion
2.Deletion
3.Display
4.Exit

Enter your choice: 1
Enter the item :40
1.Insertion
2.Deletion
3.Display
4.Exit

Enter your choice:3
The elements are :
40
30
20
10
1.Insertion
2.Deletion
3.Display

## 4.Exit

Enter your choice:2
Deleted element is : 10
1.Insertion
2.Deletion
3.Display
4.Exit

Enter your choice: 3
The elements are :
40
30
20
1.Insertion
2.Deletion
3.Display
4.Exit

Enter your choice:4

Ex:4a

## POLYNOMIAL MANIPULATION

## Aim

To implement polynomial manipulation using doubly linked lists.

## Algorithm

POLYADD(POLY1: POLY2:POLY)
HEAD:POLY
Step 1: Assign HEAD+=NULL
Step2: While (POLY !=null)
Step3: HEAD=INSERTNODE(HEAD,COPYNODE,(POLY1,1))
Step4: POLY1=POLY1_NEXT
Step5: [End of Step2 while structure]
Step6: While(POLY2 1=NULL)
Step7: HEAD =INSERTNODE(HEAD,COPYNODE(POLY2,1))
Step8: POLY2=POLY2_NEXT
Step9: [End of Step 6 while Structure]
Step10: Return HEAD
END POLYADD()

## Algorithm for polynomial subtraction

POLYSUB(POLY1:POLY, POLY2:POLY)
HEAD:POLY
Step1: Assign HEAD=NULL
Step2: While(POLY1!=NULL)
Step3: HEAD=INSERTNODE(HEAD,COPYNODE(POLY1,1))
Step4: POLY1=POLY1_ NEXT
Step5: [End of Step2 while Structure]
Step6:While(POLY2!=NULL)
Step7: HEAD=INSERTNODE(HEAD,COPYNODE(POLY2,1))
Step8: POLY2=POLY2_NEXT
Step9: [End of Step 6 While Structure]
Step10: Return HEAD
END POLYSUB()

## PROGRAM

```
#include<malloc.h>
#include<conio.h>
struct link
{
int coeff;
int pow;
struct link *next;
};
struct link *poly1=NULL,*poly2=NULL,*poly=NULL;
void create(struct link *node)
{
char ch;
do
{
printf("\nEnter the coefficient :");
scanf("%d",&node>
coeff);
printf("\nEnter the power :");
scanf("%d",&node>
pow);
node>
next=(struct link *)malloc(sizeof(struct link));
node=node>
next;
node>
next=NULL;
printf("\nContinue???(Y/N) :");
ch=getch();
}while(ch=='y' || ch=='Y');
```

```
}
void display(struct link *node)
{
while(node>
next!=NULL)
{
printf("%dx^%d",node>
coeff,node>
pow);
node=node>
next;
if(node>
next!=NULL)
printf(" + ");
}
}
void polyadd(struct link *poly1,struct link *poly2,struct link *poly)
{
while(poly1>
next && poly2>
next)
{
if(poly>
pow > poly2>
pow)
{
poly>
pow=polyl>
pow;
poly>
coeff=poly1>
```

coeff;
poly1=poly1>
next;
\}
else if(poly1>
pow < poly2>
pow)
\{
poly>
pow=poly $2>$
pow;
poly>
coeff=poly $2>$
coeff;
poly2=poly2>
next;
\}
else
\{
poly>
pow=poly1>
pow;
poly>
coeff=poly $1>$
coeff+poly2>
coeff;
poly1=poly1>
next;
poly $2=$ poly $2>$
next;
\}

```
poly>
next=(struct link *)malloc(sizeof(struct link));
poly=poly>
next;
poly>
next=NULL;
}
while(poly1>
next|poly2>
next)
{
if(polyl>
next)
{
poly>
pow=poly1>
pow;
poly>
coeff=poly1>
coeff;
poly1=poly1>
next;
}
if(poly2>
next)
{
poly>
pow=poly2>
pow;
poly>
coeff=poly2>
```

```
coeff;
poly2=poly2>
next;
}
poly>
next=(struct link *)malloc(sizeof(struct link));
poly=poly>
next;
poly>
next=NULL;
}
}
void main()
{
poly1=(struct link *)malloc(sizeof(struct link));
poly2=(struct link *)malloc(sizeof(struct link));
poly=(struct link *)malloc(sizeof(struct link));
clrscr();
printf("\nEnter the first polynomial::");
create(poly1);
printf("\nFirst polynomial is :: \n");
display(poly1);
printf("\nEnter the second polynomial::");
create(poly2);
printf("\nSecond polynomial is :: \n");
display(poly2);
polyadd(poly1,poly2,poly);
printf("\nAddition of the two polynomials::");
display(poly);
getch();
}
```


## OUTPUT

Enter the first polynomial:
Enter the coefficient :5
Enter the power :3
Continue??? (Y/N) :Y
Enter the coefficient :3
Enter the power :2
Continue??? (Y/N) :
First polynomial is ::
$5 x^{\wedge} 3+3 x^{\wedge} 2$
Enter the second polynomial::
Enter the coefficient :7
Enter the power :3
Continue??? (Y/N) :
Second polynomial is ::
$7 x^{\wedge} 3$
Addition of the two polynomials:: $12 x^{\wedge} 3+3 x^{\wedge} 2$

## Ex: 4b

 INFIX TO POSTFIX CONVERSION
## Aim

To implement infix to postfix conversion using stack.

## Algorithm

Step 1. Push left parenthesis onto STACK and add right parenthesis at the end of $Q$.
Step 2. Scan $Q$ from left to right and repeat step 3 to 6 for each element of $Q$ until the STACK is empty.

Step 3. If an operand is encountered add it to $P$.
Step 4. If a left parenthesis is encountered push it onto the STACK.
Step 5. If an operator is encountered, the Repeatedly pop from STACK and add to $P$ each operator which has same precedence as or higher precedence than the operator encountered.Push the encountered operator onto the STACK.

Step 6. If a right parenthesis is encountered, then Repeatedly pop from the STACK and add to $P$ each operator until a left parenthesis is encountered.Remove the left parenthesis; do not add it to $P$.

Step 7. Exit

## PROGRAM

```
include<stdio.h>
char stack[20];
int top = -1;
void push(char x)
{
    stack[++top] = x;
}
```

char pop()
\{
if(top $==-1$ )
return -1;
else
return stack[top--];
\}
int priority(char $x$ )
\{
if( $\mathrm{x}==$ '(')
return 0 ;
if( $\mathrm{x}==$ '+' || $\mathrm{x}==$ '-')
return 1;
if( $\mathrm{x}==$ '*' $|\mid \mathrm{x}==$ '/')
return 2;
\}
main()
\{
char $\exp [20]$;
char *e, x;
printf("Enter the expression :: ");
scanf("\%s",exp);

```
    e = exp;
    while(*e != '\0')
    {
        if(isalnum(*e))
            printf("%c",*e);
        else if(*e == '(')
            push(*e);
        else if(*e == ')')
        {
            while((x = pop()) != '(')
                printf("%c", x);
        }
        else
        {
            while(priority(stack[top]) >= priority(*e))
                printf("%c",pop());
            push(*e);
        }
        e++;
    }
    while(top != -1)
    {
        printf("%c",pop());
    }
}
```


## OUTPUT

Enter the expression :: $\mathrm{a}+\mathrm{b}^{*} \mathrm{c}$ abc* +

## Aim:

To write a c program for Implementation of binary tree.

## Algorithm:

1. Declare pointer right and left
2. Create a structure for a tree contains left pointer and right pointer.
3. Insert an element is by checking the top node and the leaf node and the operation will be performed.
4. Deleting an element contains searching the tree and deleting the item.
5. Display the Tree elements.

## PROGRAM

\#include<stdlib.h><br>\#include<stdio.h>

struct bin_tree \{
int data;
struct bin_tree * right, * left;
\};
typedef struct bin_tree node;

```
void insert(node ** tree, int val)
{
    node *temp = NULL;
    if(!(*tree))
    {
        temp = (node *)malloc(sizeof(node));
    temp->left = temp->right = NULL;
    temp->data = val;
    *tree = temp;
    return;
```

```
    }
    if(val < (*tree)->data)
    {
        insert(&(*tree)->left, val);
    }
    else if(val > (*tree)->data)
    {
        insert(&(*tree)->right, val);
    }
}
void print_preorder(node * tree)
{
        if (tree)
    {
        printf("%d\n",tree->data);
        print_preorder(tree->left);
        print_preorder(tree->right);
    }
}
void print_inorder(node * tree)
{
    if (tree)
    {
        print_inorder(tree->left);
        printf("%d\n",tree->data);
        print_inorder(tree->right);
```

```
    }
}
void print_postorder(node * tree)
{
    if (tree)
    {
        print_postorder(tree-> left);
        print_postorder(tree->right);
        printf("%d\n",tree->data);
    }
}
```

void deltree(node * tree)
\{
if (tree)
\{
deltree(tree->left);
deltree(tree->right);
free(tree);
\}
\}
node* search(node ** tree, int val)
\{
if(! (*ree))
\{
return NULL;
\}
if(val < (*tree)->data)

```
    {
        search(&((*tree)->left), val);
    }
    else if(val > (*tree)->data)
    {
        search(&((*tree)->right), val);
    }
    else if(val == (*tree)->data)
    {
        return *tree;
    }
}
```

void main()
\{
node *root;
node *tmp;
//int i;
root $=$ NULL;
/* Inserting nodes into tree */
insert(\&root, 9);
insert(\&root, 4);
insert(\&root, 15);
insert(\&root, 6);
insert(\&root, 12);
insert(\&root, 17);
insert(\&root, 2);
/* Printing nodes of tree */
printf("Pre Order Display\n");

```
print_preorder(root);
```

    printf("In Order Displayln");
    print_inorder(root);
    printf("Post Order Display\n");
    print_postorder(root);
    /* Search node into tree */
    tmp \(=\operatorname{search}(\&\) root, 4);
    if (tmp)
    \{
        printf("Searched node=\%d\n", tmp->data);
    \}
    else
    \{
        printf("Data Not found in tree. \(\backslash n\) ");
    \}
    /* Deleting all nodes of tree */
    deltree(root);
    \}

## OUTPUT

Pre Order Display
9

4

2

6

15
12

17

In Order Display

2

4

6

9

12

15

17

Post Order Display

2

6

4

12

17
15

9

Searched node=4

## BINARY SEARCH TREE

Aim:
To write a c program for binary search tree.

## Algorithm:

1. Declare function $\operatorname{add}()$, search(),findmin().find(),findmax(),Display().
2. Create a structure for a tree contains left pointer and right pointer.
3. Insert an element is by checking the top node and the leaf node and the operation will be performed.
4. Deleting an element contains searching the tree and deleting the item.
5. display the Tree elements.

## PROGRAM

```
#include<stdio.h>
#include<stdlib.h>
#include<conio.h>
```

struct searchtree
\{
int element;
struct searchtree *left,*right;
\}*root;
typedef struct searchtree *node;
typedef int ElementType;
node insert(ElementType, node);
node delete(ElementType, node);
void makeempty();
node findmin(node);
node findmax(node);
node find(ElementType, node);
void display(node, int);
void main()
\{
int ch;
ElementType a;
node temp;
makeempty();
while(1)
\{
printf("\n1. Insert\n2. Delete\n3. Find min\n4. Find max\n5. Find\n6.
Display\n7. Exit\nEnter Your Choice : ");
scanf("\%d",\&ch);
switch(ch)
\{
case 1 :
printf("Enter an element : ");
scanf("\%d", \&a);
root $=\operatorname{insert}(\mathrm{a}$, root $)$;
break;
case 2:
printf("\nEnter the element to delete : "); scanf("\%d",\&a);
root $=\operatorname{delet}(\mathrm{a}$, root $)$;
break;
case 3 :
printf("\nEnter the element to search : ");
scanf("\%d",\&a);
temp $=$ find $(\mathrm{a}$, root $) ;$
if (temp != NULL) printf("Element found");
else
printf("Element not found");
break;
case 4:
temp $=$ findmin(root);
if(temp==NULL) printf("\nEmpty tree");
else
printf("\nMinimum element : \%d", temp->element);
break;
case 5:
temp $=$ findmax $($ root $) ;$
if(temp==NULL) printf("\nEmpty tree");
else
printf("\nMaximum element : \%d", temp->element);
break;
case 6:
if(root==NULL) printf("\nEmpty tree");
else
display(root, 1);
break;
case 7:
exit(0);
default:
printf("Invalid Choice");
node insert(ElementType x,node t)
\{

```
    if(t==NULL)
    {
        t = (node)malloc(sizeof(node));
        t->element = x;
        t->left = t-> right = NULL;
    }
    else
    {
        if(x < t->element)
            t->left = insert(x, t->left);
        else if(x > t->element)
            t->right = insert(x, t->right);
    }
    return t;
```

\}
node delet(ElementType $x$, node $t$ )
\{
node temp;
if( $\mathrm{t}==\mathrm{NULL}$ )
printf("\nElement not found");
else
\{
if( $\mathrm{x}<\mathrm{t}$->element)
$\mathrm{t}->$ left $=\operatorname{delet}(\mathrm{x}, \mathrm{t}->$ left $) ;$

```
                        else if(x > t->element)
                            t->right = delet(x, t->right);
        else
        {
            if(t->left && t->right)
            {
                temp = findmin(t->right);
                t->element = temp->element;
                    t->right = delet(t->element,t->right);
        }
        else if(t->left == NULL)
            t=t->right;
        else
            t=t->left;
        }
    }
    return t;
}
void makeempty()
{
    root = NULL;
}
node findmin(node temp)
{
    if(temp == NULL | temp->left == NULL)
        return temp;
    return findmin(temp->left);
}
```

```
node findmax(node temp)
{
    if(temp==NULL | temp->right==NULL)
    return temp;
    return findmin(temp->right);
}
node find(ElementType x, node t)
{
    if(t==NULL) return NULL;
    if(x<t->element) return find(x,t->left);
    if(x>t->element) return find(x,t->right);
    return t;
}
void display(node t,int level)
{
    int i;
    if(t)
    {
        display(t->right, level+1);
        printf("\n");
        for(i=0;i<level;i++)
            printf(" ");
            printf("%d", t->element);
            display(t->left, level+1);
    }
}
```


## OUTPUT

1. Insert
2. Delete
3. Find
4. Find Min
5. Find Max
6. Display
7. Exit

Enter your Choice : 1
Enter an element : 10

1. Insert
2. Delete
3. Find
4. Find Min
5. Find Max
6. Display
7. Exit

Enter your Choice : 1
Enter an element : 20

1. Insert
2. Delete
3. Find
4. Find Min
5. Find Max
6. Display
7. Exit

Enter your Choice : 1

1. Insert
2. Delete
3. Find
4. Find Min
5. Find Max
6. Display
7. Exit

Enter your Choice : 4
The smallest Number is 5

1. Insert
2. Delete
3. Find
4. Find Min
5. Find Max
6. Display
7. Exit

Enter your Choice : 3
Enter an element : 100
Element not Found

1. Insert
2. Delete
3. Find
4. Find Min
5. Find Max
6. Display
7. Exit

Enter your Choice : 2
Enter an element : 20

1. Insert
2. Delete
3. Find
4. Find Min
5. Find Max
6. Display
7. Exit

Enter your Choice : 6 5

10

1. Insert
2. Delete
3. Find
4. Find Min
5. Find Max
6. Display
7. Exit

Enter your Choice : 7

## Ex.no. 7

## IMPLEMENTATION OF AVL TREES

## Date:

Aim:
To write a C program to perform implementation of AVL tree.

## ALGORITHM

The following two cases are possible-

## Case-01:

- After the insertion, the balance factor of each node is either 0 or 1 or -1 .
- In this case, the tree is considered to be balanced.
- Conclude the operation.
- Insert the next element if any.
- 

Case-02:

- After the insertion, the balance factor of at least one node is not 0 or 1 or -1 .
- In this case, the tree is considered to be imbalanced.
- Perform the suitable rotation to balance the tree.
- After the tree is balanced, insert the next element if any.


## PROGRAM

\#include<conio.h>
\#include<stdio.h>
typedef enum \{FALSE,TRUE\}bool;
struct node
\{
int info;
int balance;
struct node *lchild;
struct node *rchild;
\} root;
struct node *search(struct node *ptr,int info)
\{
if(ptr!=NULL)
if(info<ptr>
info)
ptr=search(ptr>
lchild,info);
else if(info>ptr>
info)
ptr=search(ptr>
rchild,info);
return (ptr);
\}
struct node *insert(int info,struct node *pptr,int *ht_inc)

```
{
struct node *aptr;
struct node *bptr;
if(pptr==NULL)
{
pptr=(struct node *)malloc(sizeof(struct node));
pptr>
info=info;
pptr>
lchild=NULL;
pptr>
rchild=NULL;
pptr>
balance=0;
*ht_inc=TRUE;
return(pptr);
}
if(info<pptr>
info)
{
pptr>
lchild=insert(info,pptr>
lchild,ht_inc);
if(*ht_inc==TRUE)
{
switch(pptr>
balance)
{
case 1:
pptr>
```

balance $=0$;
*ht_inc=FALSE;
break;
case 0 :
pptr>
balance $=1$;
break;
case 1 :
aptr=pptr>
lchild;
if(aptr>
balance==1)
\{
printf("Left to Left Rotation\n");
pptr>
lchild=aptr>
rchild;
aptr>
rchild=pptr;
pptr>
balance $=0$;
aptr>
balance $=0$;
pptr=aptr;
\}
else
\{
printf("Left to Right Rotation\n");
bptr=aptr>
rchild;
aptr>
rchild=bptr>
lchild;
bptr>
lchild=aptr;
pptr>
lchild=bptr>
rchild;
bptr>
rchild $=$ pptr;
if(bptr>
balance==1)
pptr>
balance $=1$;
else
pptr>
balance $=0$;
if(bptr>
balance==1)
aptr>
balance $=1$;
else
aptr>
balance $=0$;
bptr>
balance $=0$;
pptr=bptr;
\}
*ht_inc=FALSE;
\}

```
}
}
if(info>pptr>
info)
{
pptr>
rchild=insert(info,pptr>
rchild,ht_inc);
if(*ht_inc==TRUE)
{
switch(pptr>
balance)
{
case 1:
pptr>
balance=0;
*ht_inc=FALSE;
break;
case 0:
pptr>
balance=1;
break;
case 1:
aptr=pptr>
rchild;
if(aptr>
balance==1)
{
printf("Right to Right Rotation\n");
pptr>
rchild=aptr>
```

lchild;
aptr>
lchild=pptr;
pptr>
balance $=0$;
aptr>
balance $=0$;
pptr=aptr;
\}
else
\{
printf("Right to Left Rotation\n");
bptr=aptr>
lchild;
aptr>
lchild=bptr>
rchild;
bptr>
rchild=aptr;
pptr>
rchild=bptr>
lchild;
bptr>
lchild=pptr;
if(bptr>
balance==1)
pptr>
balance $=1$;
else
pptr>

```
balance=0;
if(bptr>
balance==1)
aptr>
balance=1;
else
aptr>
balance=0;
bptr>
balance=0;
pptr=bptr;
}
*ht_inc=FALSE;
}
}
}
return (pptr);
}
main()
{
bool ht_inc;
int info;
int choice;
clrscr();
root=(struct node *)malloc(sizeof(struct node));
root=NULL;
printf("1.Insert\n2.Display\n3.Exit\n");
while(1)
{
printf("Enter your choice :");
```

```
scanf("%d",&choice);
```

switch(choice)
\{
case 1:
printf("Enter the value to be inserted ::");
scanf("\%d",\&info);
if(search(root,info)==NULL)
root=insert(info,root,\&ht_inc);
else
printf("Duplicate value ignored\n");
break;
case 2 :
if(root==NULL)
\{
printf("Tree is empty");
continue;
\}
printf("Tree is $\ln$ ");
display(root,1);
printf("\n\n");
printf("Inorder Traversal :: ");
inorder(root);
printf("\n");
break;
default:
printf("Invalid Choice !!!");
exit(0);
\}
\}
\}

```
display(struct node *ptr,int level)
{
int i;
if(ptr!=NULL)
{
display(ptr>
rchild,level+1);
printf("\n");
for(i=0;i<level;i++)
printf("");
printf("%d",ptr>
info);
display(ptr>
lchild,level+1);
}
}
inorder(struct node *ptr)
{
if(ptr!=NULL)
{
inorder(ptr>
lchild);
printf("%d ",ptr>
info);
inorder(ptr>
rchild);
}
}
```


## OUTPUT

## 1.Insert

2.Display
3.Exit

Enter your choice :1
Enter the value to be inserted ::15
Enter your choice :1
Enter the value to be inserted ::12
Enter your choice :1
Enter the value to be inserted ::24
Enter your choice :1
Enter the value to be inserted ::6
Enter your choice :2
Tree is
24
15
12
6
Inorder Traversal :: 6121524
Enter your choice :3

Ex.no.:8

## PRIORITY QUEUE USING HEAP

## Aim:

To implement priority queue using Heap in C program.

## Algorithm:

Step 1: [Include necessary header files]
Step 2: [Define maxsize as 15]
Step 3: [Declare necessary variables]
Step 4: READ option, opt
IF opt is 1 THEN CALL INSERT()
IF opt is 2 THEN CALL DELMAX()
IF opt is 3 THEN CALL DIS()
Step 5: [END OF MAIN FUNCTION]

## Algorithm For INSERT()

Step 1: I ne1+1
Step 2: IF (I MAXSIZE)
WRITE (" Heap size exceeded")
RETURN FALSE
IF ( I> 1) \&\& (arraysize [ $\mathrm{i} / 2$ ] < item) $)$
$\operatorname{array}[\mathrm{I}] \operatorname{array}[\mathrm{i} / 2]$
I I/2
Array[I ] item
RETURN TRUE
Algorithm For DELMAX()
Step 1: IF (!nel)
WRITE ("HEAP IS EMPTY")
ELSE
*item array [I]
Array[i] array [nel]
CALL adjust (array,I,nel)

## PROGRAM

```
#include<stdio.h>
#include<stdlib.h>
#include<conio.h>
#include<malloc.h>
typedef struct heapstruct *pqueue;
struct heapstruct
{
int capacity;
int size;
int *elements;
};
void insert(int,pqueue);
pqueue initialize(int);
int deletemin(pqueue);
int isfull(pqueue);
int isempty(pqueue);
void display(pqueue);
void main()
{
pqueue heap;
int i,max,ele,ch,t;
clrscr();
printf("\nEnter the maximum no.of elements in the priority queue:");
scanf("%d",&max);
heap=initialize(max);
do
{
printf("\nMENU\n");
printf("\n1. Insertion\n");
printf("\n2.DeleteMin\n");
```

```
printf("\n3. Display\n");
printf("\n4. Exit\n");
printf("\nEnter your choice:");
scanf("%d",&ch);
switch(ch)
{
case 1: printf("\nEnter the element to be inserted:");
scanf("%d",&ele);
insert(ele,heap);
printf("\nThe element is inserted");
break;
case 2: t=deletemin(heap);
printf("\nThe minimum element %d is deleted\n",t);
break;
case 3: printf("\nThe elements in the HEAP are:");
display(heap);
break;
case 4: exit(0);
break;
}
}while(ch<4);
getch();
}
pqueue initialize(int max)
{
pqueue h;
if(max<3)
{
printf("\nPriority queue size is too small\n");
exit(0);
```

```
}
h=(heapstruct*)malloc(sizeof(struct heapstruct));
if(h==NULL)
exit(0);
h>
capacity=max;
h>
size=0;
return h;
}
void insert(int x,pqueue h)
{
int i;
if(isfull(h))
{
printf("\nPriority queue is full");
return;
}
if(h>
size==0)
{
h>
elements[1]=x;
h>
size++;
}
else
{
for(i=++h>
size;h>
```

```
elements[i/2]>x;i/=2)
h>
elements[i]=h>
elements[i/2];
h>
elements[i]=x;
}
}
int deletemin(pqueue h)
{
int i,child,minelement,lastelement;
if(isempty(h))
printf("\nPriority queue is empty");
exit(0);
}
minelement=h>
elements[1];
lastelement=h>
elements[h>
size]
;
for(i=1;i*2<=h>
size;i=child)
{
child=i*2;
if(child!=h>
size&&h>
elements[child+1]<h>
elements[child])
child++;
```

```
if(lastelement>h>
elements[child])
h>
elements[i]=h>
elements[child];
else
break;
}
h>
elements[i]=lastelement;
return minelement;
}
void display(pqueue h)
{
int i;
for(i=1;i<=h>
size;i++)
printf("\n%d",h>
elements[i]);
}
int isfull(pqueue h)
{
if(h>
size==h>
capacity)
return 1;
else
return 0;
}
int isempty(pqueue h)
{
```

if(h>
size $==0$ )
return 1;
else
return 0;
\}

## OUTPUT

Enter the maximum no.of elements in the priority queue:5
MENU

1. Insertion
2.DeleteMin
2. Display
3. Exit

Enter your choice: 1
Enter the element to be inserted:67
The element is inserted
MENU

1. Insertion
2.DeleteMin
2. Display
3. Exit

Enter your choice: 1
Enter the element to be inserted:24
The element is inserted
MENU

1. Insertion
2.DeleteMin
2. Display
3. Exit

Enter your choice: 1

Enter the element to be inserted:35
The element is inserted
MENU

1. Insertion
2.DeleteMin
2. Display
3. Exit

Enter your choice:3
The elements in the HEAP are:

MENU

1. Insertion
2.DeleteMin
2. Display
3. Exit

Enter your choice: 2
The minimum element 24 is deleted
MENU

1. Insertion
2.DeleteMin
2. Display
3. Exit

Enter your choice:3
The elements in the HEAP are:
35
67
Enter your choice:4

## Exno 9

## GRAPH TRAVERSAL USING DEPTH -FIRST SEARCH

## Algorithm :

Step 1: Choose any node in the graph. Designate it as the search node and mark it as vivited.
Step 2: Using the adjacency matrix of the graph, find a node adjacent to the search node that has not been visited yet. Designate this as the new search node and mark it as visited.

Step 3: Repeat step 2 using $t$ he new search node. If no nodes satisfying(2) can be found, return to the previous search node and continue from there.

Step 4: When a return to the previous search in(3) is impossible, the serach from the originally choosen search node is complete.

Step 5: If the graph still contains unvisited nodes, choose any node that has not been visited and repeat step(1) through(4).

## PROGRAM

```
#include<stdio.h>
#include<conio.h>
int a [10][10],visited[10].n;
void main()
{
    int i,j;
    void search from(int);
    clrscr();
    printf("enter the no. of nodes\n");
    scanf("%d",&n);
    printf("enter the adjacency matrix\n");
for(i=1;<=n;i++)
for(j=1;<=n;j++)
scanf("%d",&a[i][j]);
for(i=1;i<=n;i++)
visited[i]=0;
printf("Depth First Path:");
for(i=1;i<=n;i++)
if(visited[i]==0)
searchfrom(i);
}
void search from(int k)
{
    int i;
    printf("%d\t",k);
    visited[k]=1;
    for(i=1;i<=n;i++)
    if(visited[i]==0)
    searchfrom(i);
    return;
}
```


## OUTPUT

Enter the no. of nodes

## 4

Enter the adjacency matrix
0101
0011
0001
0000
Depth First Path
1234

## Ex.no. 10

## DIJKSTRA'S ALGORITHM

Aim
To implement Dijkstra's algorithm to find the shortest path.
Algorithm
Step1: [Include all the header files]
Step2: Call allSelected ()
Step3: Call Shortpath()
Step4: Access the functions from main
Step5: End
Algorithm For ALLSELECTED( )
Step1: Initialise $\mathrm{i}=0$
Step2: Check whether $\mathrm{i}<\max$
Step3: Check whether Selected[i]=0
Return 0
Step4: Else Return 1
Step5: Return
Algorithm For SHORTPATH( )
Step1: Initialise $\mathrm{i}=0$, Check $\mathrm{i}<\max$
Distance[i]=INFINITE
Step2: Assign selected[current].distance[0]=0,
Current=0
Step3: While(!allSelected(Selected))
Perform(Selected[i]= $=0$ )
Current=k
Selected[current]=1
Print k

## PROGRAM

```
#include<stdio.h>
#include<conio.h>
www.vidyarthiplus.com
www.vidyarthiplus.com
#define max 4
#define INFINITE 998
int allselected( int *selected)
{
int i;
for(i=0;i<max;i++)
if(selected[i]==0)
return 0;
return 1;
}
void shortpath(int cost[][max],int *preceed,int *distance)
{
int selected[max]={0};
int current=0,i,k,dc,smalldist,newdist;
for(i=0;i<max;i++)
distance[i]=INFINITE;
selected[current]=1;
distance[0]=0;
current=0;
while(!allselected(selected))
{
smalldist=INFINITE;
dc=distance[current];
for(i=0;i<max;i++)
{
if(selected[i]==0)
{
newdist=dc+cost[current][i];
```

```
if(newdist<distance[i])
{
distance[i]=newdist;
preceed[i]=current;
}
if(distance[i]<smalldist)
{
smalldist=distance[i];
k=i;
}
}}
current=k;
selected[current]=1;
}
}
int main()
{
int
cost[max][max]={{INFINITE,2,4,INFINITE },{2,INFINITE,1,5},{4,1,INFINITE,2},{INFINITE
,5,2,INFINITE}};
int preceed[max]={0},i,distance[max];
clrscr();
shortpath(cost,preceed,distance);
for(i=0;i<max;i++)
{
printf("The shortest path from 0 to %d is ",i);
printf("%d\n",distance[i]);
}
return 0;
getch();
}
```


## OUTPUT

The shortest path from 0 to 0 is 0
The shortest path from 0 to 1 is 2
The shortest path from 0 to 2 is 3
The shortest path from 0 to 3 is 5

# EX NO 11(A) IMPLEMENTATION OF SEARCHING ALGORITHM 

## Algorithm :

Step 1: Read the elements of the list.
Step 2: Sort the input list.
Step 3: Find the mid value.
Step 4: Look at the element in the middle. If the key is equal to that, the search is finished.
Step 5: If the key is less than the middle element, do a binary search on the first half.
Step 6: If it's greater, do a binary search of the second half.

## PROGRAM

```
#include<stdio.h>
#include<conio.h>
void main()
{
int a[25],i,j,temp,s,n,low,mid,high;
clrscr();
printf("\nEnter the Limilt : ");
scanf("%d",&n);
printf("\n\nEnter the elements\n");
for(i=0;i<n;i++)
{
    scanf("%d",&a[i]);
}
for(i=0;i<n-1;i++)
{
    for(j=0;j<n-1;j++)
    {
        if(a[j]>a[j+1])
        {
        temp=a[j];
        a[j]=a[j+1];
        a[j+1]=temp;
    }
    }
}
printf("\n\nSorted list");
for(i=0;i<n;i++)
{
printf("\n%d",a[i]);
}
printf("\n\nEnter the elements to be searched : ");
scanf("%d",&s);
high=n-1;
low=0;
while(low<=high)
{
    mid=(low+high)/2;
    if(s>a[mid])
    low=mid+1;
    else if(s<a[mid])
    high=mid-1;
    else if(s==a[mid])
    {
        printf("\n\nThe element %d is found",s);
        getch();
        exit(0);
}
}
```

printf("\n\nThe element \%d is not found",s);
getch();
\}

## OUTPUT

Enter the elements
5
4
3
2
1

Sorted list
1
2
3
4
5

Enter the element to be searched : 5
The element 5 is found.

## ALGORITHM:

1. Find the minimum value in the list
2. Swap it with the value in the first position
3. Repeat the steps above for the remainder of the list (starting at the second position and advancing each time)

## PROGRAM

```
#include<stdio.h>
#include<conio.h>
int n,i=0,j=0,t=0,k=0,a[30];
void main()
{
    clrscr();
    printf("\nEnter how many numbers you want to sort\n");
    scanf("%d",&n);
    printf("\nEntyer the numbers \n");
    for (i=0;i<n;i++)
    {
        scanf("%d",&a[i]);
    }
    for (i=1;i<n;i++)
    {
        printf("\n\nPASS %d-->",i);
        t=a[i];
        for(j=i-1;((j>=0)&&(t<a[j]));j--)
        a[j+1]=a[j];
        a[j+1]=t;//j decreases
        for(k=0;k<n;k++)
        printf("%d ",a[k]);
    }
    printf("\n\nThe sorted list is: ");
    for (j=0;j<n;j++)
    printf("%d ",a[j]);
getch();
}
```


## OUTPUT

Enter how many elements you want to sort
5
Enter the numbers
5
4
3
2
1
PASS->1 15432
PASS->2 12543
PASS->3 12354
PASS->4 12345
Final sorted list is 12345

## Ex no 12

## HASHING - COLLISION TECHNIQUE

## ALGORITHM

1.Create an array of linked list(i.e) hash table.
2. take a key and a value to be stored in hash table as input.
3.Using the generated index extract the linked list sorted in that array index.
4. Incase of absence of a linked list, create one and insert a data item into it.
5. incase list exit search for the key in the linked list and add the data item at the end of the list.
6. To display all the element of hash table, linked list at each index is extracted and element are read until we reach at its end.
7.TO remove a key from hash table we will first calculate its index and extract its linked list.

```
PROGRAM
#include <stdio.h>
#include <conio.h>
int tsize;
int hasht(int key)
{
int i ;
i = key%tsize ;
return i;
}
//-------LINEAR PROBING-------
int rehashl(int key)
{
int i;
i = (key+1)%tsize ;
return i;
}
//-------QUADRATIC PROBING-------
int rehashq(int key, int j)
{
int i;
i = (key+(j*j))%tsize ;
return i;
}
void main()
{
    int key,arr[20],hash[20],i,n,s,op,j,k ;
    clrscr() ;
    printf ("Enter the size of the hash table: ");
    scanf ("%d",&tsize);
    printf ("\nEnter the number of elements: ");
    scanf ("%d",&n);
    for (i=0;i<tsize;i++)
hash[i]=-1 ;
    printf ("Enter Elements: ");
    for(i=0;i<n;i++)
    {
scanf("%d",&arr[i]);
    }
    do
    {
printf("\n\n1.Linear Probing\n2.Quadratic Probing \n3.Exit \nEnter your option: ");
scanf("%d",&op);
```

```
switch(op)
{
case 1:
    for (i=0;i<tsize;i++)
    hash[i]=-1 ;
    for(k=0;k<n;k++)
    {
key=arr[k] ;
i = hasht(key);
while (hash[i]!=-1)
{
    i = rehashl(i);
}
hash[i]=key ;
    }
    printf("\nThe elements in the array are: ");
    for (i=0;i<tsize;i++)
    {
printf("\n Element at position %d: %d",i,hash[i]);
    }
    break ;
case 2:
    for (i=0;i<tsize;i++)
hash[i]=-1 ;
    for(k=0;k<n;k++)
    {
j=1;
key=arr[k] ;
i = hasht(key);
while (hash[i]!=-1)
{
    i = rehashq(i,j);
    j++;
}
hash[i]=key ;
    }
    printf("\nThe elements in the array are: ");
    for (i=0;i<tsize;i++)
    {
printf("\n Element at position %d: %d",i,hash[i]);
    }
    break ;
}
    }while(op!=3);
    getch();
}
```


## OUTPUT

Enter the size of the hash table: 10

Enter the number of elements: 8
Enter Elements: 72273624638192101
1.Linear Probing
2.Quadratic Probing
3.Exit

Enter your option: 1
The elements in the array are:
Element at position 0:-1
Element at position 1: 81
Element at position 2: 72
Element at position 3: 63
Element at position 4: 24
Element at position 5: 92
Element at position 6: 36
Element at position 7: 27
Element at position 8: 101
Element at position 9: -1
1.Linear Probing
2.Quadratic Probing
3.Exit

Enter your option: 2
The elements in the array are:
Element at position 0:-1
Element at position 1: 81
Element at position 2: 72
Element at position 3: 63
Element at position 4: 24
Element at position 5: 101
Element at position 6: 36
Element at position 7: 27
Element at position 8: 92
Element at position 9: -1

## MADHA ENGINEERING COLLEGE <br> (A Christian Minority Institution) KUNDRATHUR, CHENNAI - 600069

Microprocessor and Microcontroller Lab Manual

| Name $:$ |  |
| :--- | :--- | :--- |
| Subject $:$ |  |
| Roll No. $:$ |  |
| Semester $:$ | Year: |

## FLOW CHART:



## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> Address | Output data |
| :--- | :--- | :--- | :--- |
| 8200 |  | 8202 |  |
| 8201 |  | 8202 |  |
| 8200 |  |  |  |
| 8201 |  |  |  |

## Ex. No.: 1 A

## Date : <br> ADDITION OF TWO 8-BIT DATA WITHOUT CARRY

## AIM:

To add two 8 bit numbers stored at consecutive memory location using 8085 microprocessor without carry.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Start the program by initializing memory pointer to data location.
2. Get the first number and store in accumulator.
3. Move the first number to register B.
4. Get second number and store in accumulator A.
5. Add two numbers and result is in accumulator A.
6. Store the result from accumulator to memory.
7. Stop the program.

## PROGRAM:

| ADDRESS | LABEL | PNEUMONIC | OPCODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | LDA 8200 | 3A | Load the first number in accumulator from Memory |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 82 |  |
| 8103 |  | MOV B, A | 47 | Move the data from accumulator to B |
| 8104 |  | LDA 8201 | 3A | Load the Second number in accumulator from Memory |
| 8105 |  |  | 01 |  |
| 8106 |  |  | 82 |  |
| 8107 |  | ADD B | 80 | Addition of B with A register values. |
| 8108 |  | STA 8202 | 32 | Store the result from accumulator to Memory |
| 8109 |  |  | 02 |  |
| 810A |  |  | 82 |  |
| 810B |  | HLT | 76 | Stop the program |

## RESULT:

## FLOWCHART:



Ex. No.: 1 B

## Date : <br> ADDITION OF TWO 8-BIT DATA WITH CARRY

## AIM:

To add two 8-bit numbers stored at consecutive memory location using 8085 microprocessor with carry.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Start the program by initializing the memory pointer to data location.
2. Get the first number or data in accumulator.
3. Move the first number to register B.
4. Get the second number in accumulator A.
5. Add two numbers and result is in accumulator A.
6. If carry is present, increment register C by one, otherwise go to next step.
7. Store the result in memory from accumulator and register C.
8. Stop the program.

## PROGRAM:

| ADDRESS | LABEL | PNEMONICS | OPCODE | COMMENTS |
| :---: | :--- | :--- | :---: | :--- |
| 8100 | START | LDA 8200 | 3 A |  |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 82 |  |
| 8103 |  | MOV B, A | 47 | Move Data from Accumulator To B |
| 8104 |  | LDA 8201 | 3 A | Load Second Data in Accumulator A |
| 8105 |  |  | 01 |  |
| 8106 |  |  | 82 |  |
| 8107 |  | MVI C,00 | 0 E | Clear C Register |
| 8108 |  |  | 00 |  |
| 8109 |  | ADD B | 80 | Addition of B With A |
| 810 A |  | JNC LOOP | D2 | Jump to Loop , If Result does not have |
| 810 B |  |  | 0 E |  |
| 810 C |  |  | 81 |  |
| 810 D |  | INR C | 0 C | Increment C Register |
| 810 E | LOOP | STA 8202 | 32 | Store the Result in Memory from |
| 810F |  |  | 02 |  |
| 8110 |  |  | 82 |  |


| 8111 |  | MOV A,C | 79 | Move the Carry from C <br> Accumulator \& Store Carry <br> An <br> Memory from Accumulator |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 8112 |  | STA 8203 | 32 |  |  |
| 8113 |  |  | 03 |  |  |
| 8114 |  |  | 82 |  |  |
| 8115 |  | HLT | 76 | Stop the Program |  |

INPUT \& OUTPUT TABULATION:

| MEMORY <br> ADDRESS | INPUT DATA | MEMORY <br> ADDRESS | OUTPUT <br> DATA |
| :--- | :--- | :--- | :--- |
| 8200 |  | 8202 |  |
| 8201 |  | 8203 |  |
| 8200 |  | 8202 |  |
| 8201 |  | 8203 |  |

## RESULT:

## FLOW CHART:



INPUT \& OUTPUT TABULATION:

| Memory <br> address | Input data | Memory <br> address | Output data |
| :--- | :--- | :--- | :--- |
| 8200 |  | 8202 |  |
| 8201 |  | 8202 |  |
| 8200 |  |  |  |
| 8201 |  |  |  |

## Ex. No.: 2 A

Date : SUBTRACTION OF TWO 8 BIT DATA WITHOUT CARRY
AIM:
To subtract two 8 bit data's stored at memory location without carry using 8085 microprocessor

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode
sheetALGORITHM:

1. Start the program by initializing the memory pointer to data location
2. Get the first number from memory to accumulator
3. Move the first number to register B
4. Get the second number in accumulator from memory
5. Store the result in memory from accumulator
6. Stop the program

PROGRAM:

| ADDRESS | LABEL | MNEMONICS | OPCODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | LDA 8200 | 3A | Load the first data in accumulator A from memory |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 82 |  |
| 8103 |  | MOV B,A | 47 | Move the first data to register B form accumulator A |
| 8104 |  | LDA 8201 | 3A | Load the Second data in accumulator A from memory |
| 8105 |  |  | 01 |  |
| 8106 |  |  | 82 |  |
| 8107 |  | SUB B | 90 | Subtract the value from B from A |
| 8108 |  | STA 8202 | 32 | Store the result in memory from accumulator |
| 8109 |  |  | 02 |  |
| 810A |  |  | 82 |  |
| 810B |  | HLT | 76 | Stop the program |

## RESULT:

## FLOWCHART:



Ex. No.: 2 B

## Date :

SUBTRACTION OF TWO 8-BIT DATA WITH CARRY
AIM:
To subtract two 8-bit numbers stored at consecutive memory location using 8085.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Start the program by initializing the memory location to data pointer.
2. Get the first number from memory in accumulator.
3. Move the first number to register B.
4. Get the second number from memory in accumulator.
5. Subtract two numbers (B from A) and store it in accumulator.
6. Store the result in memory from accumulator.
7. Stop the program.

## PROGRAM:

| ADDRESS | LABEL | PNEUMONIC | OPCODE | COMMENTS |  |
| :---: | :--- | :--- | :---: | :--- | :---: |
| 8100 | START | LDA 8200 | 3 A | Load the first data in <br> accumulator A from memory |  |
| 8101 |  |  | 00 |  |  |
| 8102 |  |  | 82 |  |  |
| 8103 |  | MOV B,A | 47 | Move data from A to B |  |
| 8104 |  | LDA 8201 | 3 A | Load the second data in <br> accumulator A from memory |  |
| 8105 |  |  | 01 |  |  |
| 8106 |  |  | 82 |  |  |
| 8107 |  | MVI C,00 | 0 E | Clear C register |  |
| 8108 |  |  | 00 |  |  |
| 8109 |  | SUB B | 90 | Subtract B from A |  |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> Address | Input data |
| :--- | :--- | :--- | :--- |
| 8200 |  | 8202 |  |
| 8201 |  | 8203 |  |
| 8200 |  | 8202 |  |
| 8201 |  | 8203 |  |


| 810A |  | JNC LOOP | D2 | Jump to location of the result doesn't have carry |
| :---: | :---: | :---: | :---: | :---: |
| 810B |  |  | 0E |  |
| 810C |  |  | 81 |  |
| 810D |  | INRC | 0C | Increment C register |
| 810E | LOOP | STA 8202 | 32 | Store the result from accumulator |
| 810F |  |  | 02 |  |
| 8110 |  |  | 82 |  |
| 8111 |  | MOV A,C | 79 | Move Borrow from C to A |
| 8112 |  | STA 8203 | 32 | Store carry value from accumulator |
| 8113 |  |  | 03 |  |
| 8114 |  |  | 82 |  |
| 8115 |  | HLT | 76 | Stop the program |

## RESULT:

## FLOW CHART:



Ex. No.: 3 A

## Date : ADDITION OF TWO 16-BIT DATA

## AIM:

To add two 16 bit numbers stored at consecutive memory location using 8085 microprocessor with carry.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Start the program by initializing memory pointer to data location.
2. Get the first number and store in HL register.
3. Move the first number to register DE register.
4. Get second number and store in HL register.
5. Add two numbers and result is in HL register and C register.
6. Store the result from HL \& C register to memory.
7. Stop the program.

## PROGRAM:

| ADDRESS | LABEL | PNEMONICS | OPCODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | MVI C,00 | 0E | Clear C Register |
| 8101 |  |  | 00 |  |
| 8102 |  | LHLD 8200 | 2A | Load First Data in HL register |
| 8103 |  |  | 00 |  |
| 8104 |  |  | 82 |  |
| 8105 |  | XCHG | EB | Move Data To DE register |
| 8106 |  | LHLD 8202 | 2A | Load Second Data in HL register |
| 8107 |  |  | 02 |  |
| 8108 |  |  | 82 |  |
| 8109 |  | DAD D | 19 | Add HL \& DE registers |
| 810A |  | JNC LOOP | D2 | Jump to Loop, If Result does not have Carry |
| 810B |  |  | 0E |  |
| 810C |  |  | 81 |  |
| 810D |  | INR C | 0C | Increment C Register |
| 810E | LOOP | SHLD 8300 | 22 | Store the Result in Memory from HL register |
| 810F |  |  | 00 |  |
| 8110 |  |  | 83 |  |


| 8111 |  | MOV A,C | 79 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 8112 |  | STA 8302 | 32 | Move the Carry from C to  <br> Accumulator \& Store Carry in <br> Memory from Accumulator  |  |
| 8113 |  |  | 03 |  |  |
| 8114 |  |  | 82 |  |  |
| 8115 |  | HLT | 76 | Stop the Program |  |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> Address | Output data |
| :--- | :--- | :--- | :--- |
| 8200 |  | 8300 |  |
| 8201 |  | 8301 |  |
| 8202 |  | 8302 |  |
| 8203 |  |  |  |

## RESULT:

## SUBTRACTION OF TWO 16-BIT DATA

## AIM:

To subtract two 16-bit numbers stored at consecutive memory location using 8085.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Start the program by initializing the memory location to data pointer.
2. Get the first number from memory in HL register.
3. Move the first number to DE register.
4. Get the second number from memory in HL register.
5. First Subtract Lower byte and then Higher byte with borrow.
6. If Borrow is present increment the B register.
7. Store the result in memory from HL \& B register.
8. Stop the program.

## PROGRAM:

| ADDRESS | LABEL | PNEUMONIC | OPCODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 8100 |  | LXI B,0000 | 01 | Clear B register |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 00 |  |
| 8103 |  | LHLD 8200 | 2 A | Load the first data in HL register from memory |
| 8104 |  |  | 00 |  |
| 8105 |  |  | 82 |  |
| 8106 |  | XCHG | EB | Move data to DE register |
| 8107 |  | LHLD 8202 | 2A | Load the second data in HL register from memory |
| 8108 |  |  | 02 |  |
| 8109 |  |  | 82 |  |

## FLOWCHART:



| 810A |  | MOV A,E | 7B | Subtract lower bytes and move lower byte result to L register. |
| :---: | :---: | :---: | :---: | :---: |
| 810B |  | SUB L | 95 |  |
| 810C |  | MOV L,A | 6F |  |
| 810D |  | MOV A,D | 7A | Subtract higher bytes |
| 810 E |  | SBB H | 9C |  |
| 810F |  | JNC LOOP | D2 | Jump to location of the result doesn't have carry |
| 8110 |  |  | 13 |  |
| 8111 |  |  | 81 |  |
| 8112 |  | INX B | 03 | Increment B register |
| 8113 | LOOP | MOV H,A | 67 | Move higher byte result to H register. Finally Store the result to memory from HL register. |
| 8114 |  | SHLD 8300 | 22 |  |
| 8115 |  |  | 00 |  |
| 8116 |  |  | 83 |  |
| 8117 |  | MOV A,B | 78 | Move borrow from B to A |
| 8118 |  | STA 8302 | 32 | Store Borrow value from accumulator |
| 8119 |  |  | 02 |  |
| 811A |  |  | 83 |  |
| 811B |  | HLT | 76 | Stop the program |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> Address | Input data |
| :--- | :--- | :--- | :--- |
| 8200 |  | 8300 |  |
| 8201 |  | 8301 |  |
| 8202 |  | 8302 |  |
| 8203 |  |  |  |

## RESULT:

## FLOWCHART:



## Ex. No.: 4 A

## Date : MULTIPLICATION OF TWO 8- BIT DATA

## AIM:

To multiply two 8-bit numbers stored at consecutive memory location using 8085 microprocessor.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Start the program and Initialize $\mathrm{D}=00$ for Carry, $\mathrm{A}=00$
2. Load the memory address to HL register pair
3. Move the data to a B register
4. Get the second data and move into C register.
5. Add the two register $B \& C$ contents
6. If carry is present increment the D register by 1 , Otherwise go to next step.
7. Decrement the C register by 1 and repeat the step 5 until $\mathrm{C}=0$.
8. Store the value of product and carry in memory location
9. Terminate the program

## PROGRAM:

| ADDRESS | LABEL | PNEUMONIC | OPCODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | MVI D,00 | 16 | Initialize register D to 00 for carry. |
| 8101 |  |  | 00 |  |
| 8102 |  | MVI A,00 | 3E | Initialize Accumulator content to 00 |
| 8103 |  |  | 00 |  |
| 8104 |  | LXI H 8200 | 21 | Get the first number in memory |
| 8105 |  |  | 00 |  |
| 8106 |  |  | 82 |  |
| 8107 |  | MOV B,M | 46 | Move the first number to B- register |
| 8108 |  | INX H | 23 | Increment memory by 1 |
| 8109 |  | MOV C,M | 4E | Get the second number in C - register |
| 810A | LOOP | ADD B | 80 | Add content of A register with B |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> Address | Output data |
| :--- | :--- | :--- | :--- |
| 8200 |  | 8202 |  |
| 8201 |  | 8203 |  |


| 810B |  | JNC NEXT | D2 | Jump no carry to NEXT |
| :---: | :---: | :---: | :---: | :---: |
| 810C |  |  | 0F |  |
| 810D |  |  | 81 |  |
| 810E |  | INC D | 14 | Increment content of register D |
| 810F | NEXT | DCR C | 0D | Decrement content of register C |
| 8110 |  | JNZ LOOP | C2 | Jump on no zero to LOOP |
| 8111 |  |  | 0A |  |
| 8112 |  |  | 81 |  |
| 8113 |  | STA 8202 | 32 | Store the result in memory |
| 8114 |  |  | 02 |  |
| 8115 |  |  | 82 |  |
| 8116 |  | MOV A,D | 7A | Move D to A |
| 8117 |  | STA 8303 | 32 | Store the MSB of result in memory |
| 8118 |  |  | 03 |  |
| 8119 |  |  | 82 |  |
| 811A |  | HLT | 76 | Terminate the program |

## RESULT:

## FLOW CHART:



## Ex. No.: 4 B

## Date : DIVISION OF TWO 8-BIT DATA

## AIM:

To perform the division of two 8-bit numbers using 8085 microprocessor.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Start the program by loading HL register pair with address of memory location.
2. Move the data to a register (B-register).
3. Get the second data and load into accumulator.
4. Compare the two numbers ( $\mathrm{A} \& \mathrm{~B}$ reg.) to check for carry, if carry present go to step 8 .
5. Subtract the two numbers (A \&B reg.).
6. Increment the value of C register for quotient.
7. If $\mathrm{ZF}=0$, then repeat the step 4 .
8. Store the value of remainder and Quotient in memory location.
9. Terminate the program.

PROGRAM:

| ADDRESS | LABEL | PNEUMONIC | OPCODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | LXI H, 8200 | 21 | Get the first number in memory |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 82 |  |
| 8103 |  | MOV B, M | 46 | Get the dividend in B - register |
| 8104 |  | MVI C,00 | 0E | Clear C-register for quotient |
| 8105 |  |  | 00 |  |
| 8106 |  | INX H | 23 | Increment memory by 1 |
| 8107 |  | MOV A,M | 7E | Get the divisor in A register |
| 8108 | NEXT | CMP B | B8 | Compose A register with register B |
| 8109 |  | JC LOOP | DA | Jump on a carry to loop |
| 810A |  |  | 11 |  |
| 810B |  |  | 81 |  |
| 810C |  | SUB B | 90 | Subtract A - register from B - register |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> Address | Output data |
| :--- | :--- | :--- | :--- |
| 8200 |  | 8202 |  |
| 8201 |  | 8203 |  |


| 810D |  | INR C | 0C | Increment content Of register C |
| :---: | :---: | :---: | :---: | :---: |
| 810E |  | JNZ NEXT | C2 | Jump no zero to NEXT label. |
| 810F |  |  | 08 |  |
| 8110 |  |  | 81 |  |
| 8111 | LOOP | STA 8202 | 32 | Store the reminder in memory |
| 8112 |  |  | 02 |  |
| 8113 |  |  | 82 |  |
| 8114 |  | MOV A,C | 79 | Move C register value to Accumulator. |
| 8115 |  | STA 8203 | 32 | Store the Quotient in memory |
| 8116 |  |  | 03 |  |
| 8117 |  |  | 82 |  |
| 8118 |  | HLT | 76 | Stop the program |

## RESULT:

## FLOW CHART:



## Ex. No.: 5 A

Date :
SMALLEST NUMBER IN AN ARRAY OF DATA

## AIM:

To find the smallest number in an array of datas using 8085 microprocessor

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Load the address of the first element (count) of an array in HL pair.
2. Load the count and move it in to the B-register
3. Increment the HL pair as a pointer
4. Move the first data to A-register form memory which is pointed by HL pair.
5. Decrement the count (B reg.)
6. Increment the pointer (HL reg. pair)
7. Compare the content of memory addressed by HL pair with content of A-register
8. If carry $=1$ go for step 10 otherwise go to step- 9
9. Move the content of memory addressed by HL pair to A-register
10. Decrement the count (Breg.)
11. Check for zero of the count if $\mathrm{ZF}=0$ go to step 6 otherwise go to next step
12. Store the smallest data in memory from Accumulator.

## PROGRAM:

| ADDRESS | LABEL | MNEMONICS | OPCODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | Start | LXI H, 8200 | 21 | Set pointer for array. |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 82 |  |
| 8103 |  | MOV B,M | 46 | Move the first data from memory to B- reg (Count) |
| 8104 |  | INX H | 23 | Increment the HL pair |
| 8105 |  | MOV A,M | 7E | Move the second data from memory to accumulator. |
| 8106 |  | DCR B | 05 | Decrement the count |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> Address | Output data |
| :--- | :--- | :--- | :--- |
| 8200 ( count) |  |  |  |
| 8201 |  | 8300 |  |
| 8202 |  |  |  |
| 8203 |  |  |  |
| 8204 |  |  |  |
| 8205 |  |  |  |


| 8107 |  | INX H | 23 | Increment HL Pair |
| :---: | :---: | :---: | :---: | :---: |
| 8108 |  | CMP M | BE | Compare the content of memory with accumulator |
| 8109 |  | JC AHEAD | DA | If $\mathrm{CF}=1$, go to Label AHEAD, otherwise go to next step. |
| 810A |  |  | OD |  |
| 810B |  |  | 81 |  |
| 810C |  | MOV A,M | 7E | Set the new values at Large |
| 810D | AHEAD | DCR B | 05 | Decrement the value of B |
| 810E |  | JNZ LOOP | C2 | Repeat the comparison till $\mathrm{B}=0$ (ie.ZF=1) |
| 810F |  |  | 07 |  |
| 8110 |  |  | 81 |  |
| 8111 |  | STA 8300 | 32 | Store the largest value in memory from accumulator. |
| 8112 |  |  | 00 |  |
| 8113 |  |  | 83 |  |
| 8114 |  | HLT | 76 | Stop the program. |

## RESULT:

## FLOW CHART:



## Ex. No.: 5 B

Date :

## LARGEST NUMBER IN AN ARRAY OF DATA

AIM:
To write and execute the program of largest in an array of data using 8085 microprocessor

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Load the address of the first element (count) of an array in HL pair.
2. Load the count and move it in to the B-register
3. Increment the HL pair as a pointer
4. Move the first data to A-register form memory which is pointed by HL pair.
5. Decrement the count (B reg.)
6. Increment the pointer (HL reg. pair)
7. Compare the content of memory addressed by HL pair with content of A-register
8. If carry $=0$ go for step 10 otherwise go to step- 9
9. Move the content of memory addressed by HL pair to A-register
10. Decrement the count (B reg.)
11. Check for zero of the count if $\mathrm{ZF}=0$ go to step 6 otherwise go to next step
12. Store the largest data in memory from Accumulator.

## PROGRAM:

INPUT \& OUTPUT TABULATION:

| ADDRESS | LABEL | PNEUMONIC | OPCODE | COMMENTS |
| :---: | :--- | :--- | :---: | :--- |
| 8100 |  | LXI H, 8200 | 21 | Set Pointers for array |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 82 |  |
| 8103 |  | MOV B,M | 46 | Move the first data from (count ) <br> memory |
| 8104 |  | INX H | 23 | Increment the HL Pair |
| 8105 |  | MOV A,M | 7 E | Move the second data from memory <br> to accumulator |
| 8106 |  | DCR B | 05 | Decrement the count |


| Memory <br> Address | Input data | Memory <br> Address | Output <br> data |
| :--- | :--- | :--- | :--- |
| 8200 (count) |  |  |  |
| 8201 |  | 8300 |  |
| 8202 |  |  |  |
| 8203 |  |  |  |
| 8204 |  |  |  |


| 8107 | LOOP | INX H | 23 | Increment the HL pair |
| :---: | :---: | :---: | :---: | :---: |
| 8108 |  | CMP M | BE | Complements of memory with accumulator |
| 8109 |  | JNC AHEAD | D2 | If $\mathrm{A}>\mathrm{M}$ go to label AHEAD |
| 810A |  |  | 0D |  |
| 810B |  |  | 81 |  |
| 810C |  | MOV A,M | 7E | Set the new values at large |
| 810D | AHEAD | DCR B | 05 | Decrement the values of B |
| 810 E |  | JNZ LOOP | C2 | Repeat the comparison till B $=0$ |
| 810F |  |  | 07 |  |
| 8110 |  |  | 81 |  |
| 8111 |  | STA 8300 | 32 | Store the largest value in memory from accumulator |
| 8112 |  |  | 00 |  |
| 8113 |  |  | 83 |  |
| 8114 |  | HLT | 76 | Stop the program |

## RESULT:

## FLOW CHART:



Ex. No.: 6 A
Date : ARRANGE AN ARRAY OF DATA IN ASCENDING ORDER

## AIM:

To write a program to arrange an array of data in ascending order by using 8085 microprocessor.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Initialize the HL pair as memory pointer
2. Move the count to C-register
3. Decrement the count
4. Copy the count in D-register
5. Load the address of the element in HL pair
6. Move the first data in A- register from memory, which is pointed by HL pair.
7. Increment the HL pointer
8. Compare the content of the memory with Accumulator
9. If they are out of order exchange the contents of A register and memory
10. Decrement D-register content by 1
11. Repeat step 9 and10 till the value in D register becomes Zero
12. Decrement C-register content by 1
13. Repeat steps $4-12$ till the value in C register becomes Zero

PROGRAM:

| ADDRESS | LABEL | PNEMONICS | OPCODE | COMMENTS |
| :---: | :--- | :--- | :---: | :--- |
| 8100 | START | LXI H, 8200 | 21 | Set the pointes for array |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 82 |  |
| 8103 |  | MOV C, M | 4 E | Move the Count from Memory to <br> C reg. |
| 8104 |  | DCR C | 0 D | Decrement the count (C reg.) |
| 8105 | REPEAT | MOV D, C | 51 | Move the data in C to D register |
| 8106 |  | LXI H, 8201 | 21 | Load the Pointer to load next data |
| 8107 |  |  | 01 |  |
| 8108 |  |  | 82 |  |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> Address | Output data |
| :--- | :--- | :--- | :--- |
| 8200 ( Count) |  |  |  |
| 8201 |  | 8201 |  |
| 8202 |  | 8202 |  |
| 8203 |  | 8203 |  |
| 8204 |  |  |  |
|  |  |  |  |


| 8109 | LOOP | MOV A ,M | 7E | Set the new value of large |
| :---: | :---: | :---: | :---: | :---: |
| 810A |  | INX H | 23 | Increment the HL pair. |
| 810B |  | CMP M | BE | Compare the content of memory with Accumulator |
| 810C |  | JC SKIP | DA | If $\mathrm{CF}=1$, then go to SKIP label. |
| 810D |  |  | 14 |  |
| 810E |  |  | 81 |  |
| 810F |  | MOV B,M | 46 | Exchange the contents of A register and memory |
| 8110 |  | MOV M,A | 77 |  |
| 8111 |  | DCX H | 2B |  |
| 8112 |  | MOV M,B | 70 |  |
| 8113 |  | INX H | 23 |  |
| 8114 | SKIP | DCR D | 15 | Decrement the count( D reg.) |
| 8115 |  | JNZ LOOP | C2 | Check for ZF , if $\mathrm{ZF}=0$ then go to LOOP label. |
| 8116 |  |  | 09 |  |
| 8117 |  |  | 81 |  |
| 8118 |  | DCR C | 0D | Decrement the count |
| 8119 |  | JNZ REPEAT | C2 | Check for ZF, if $\mathrm{ZF}=0$ then go to REPEAT label. |
| 811A |  |  | 05 |  |
| 811B |  |  | 81 |  |
| 811C |  | HLT | 76 | Stop the program. |

## RESULT:

## FLOW CHART:



## Ex. No.: 6 B

## Date :

## ARRANGE AN ARRAY OF DATA IN DESCENDING ORDER

## AIM:

To write a program to arrange an array of data in descending order by using 8085 microprocessor.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Initialize the HL pair as memory pointer
2. Move the count to C-register
3. Decrement the count
4. Copy the count in D-register
5. Load the address of the element in HL pair
6. Move the first data in A- register from memory, which is pointed by HL pair.
7. Increment the HL pointer
8. Compare the content of the memory with Accumulator
9. If they are out of order exchange the contents of A register and memory
10. Decrement D-register content by 1
11. Repeat step 9 and10 till the value in D register becomes Zero
12. Decrement C-register content by 1
13. Repeat steps $4-12$ till the value in C register becomes Zero

PROGRAM:

| ADDRESS | LABEL | MNEMONICS | OPCODE | COMMENTS |
| :---: | :--- | :--- | :---: | :--- |
| 8100 | START | LXI H, 8200 | 21 | Set the pointes for array |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 82 |  |
| 8103 |  | MOV C, M | 4 E | Move the Count from Memory to <br> C reg. |
| 8104 |  | DCR C | 0 D | Decrement the count (C reg.) |
| 8105 | REPEAT | MOV D, C | 51 | Move the data in C to D register |
| 8106 |  | LXI H, 8201 | 21 | Load the Pointer to load next data |
| 8107 |  |  | 01 |  |
| 8108 |  |  | 82 |  |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> Address | Output data |
| :--- | :--- | :--- | :--- |
| 8200 ( Count) |  |  |  |
| 8201 |  | 8201 |  |
| 8202 |  | 8202 |  |
| 8203 |  | 8204 |  |
| 8204 |  |  |  |
|  |  |  |  |


| 8109 | LOOP | MOV A ,M | 7E | Set the new value of large |
| :---: | :---: | :---: | :---: | :---: |
| 810A |  | INX H | 23 | Increment the HL pair. |
| 810B |  | CMP M | BE | Compare the content of memory with Accumulator |
| 810C |  | JNC SKIP | D2 | If $\mathrm{CF}=0$, then go to SKIP label. |
| 810D |  |  | 14 |  |
| 810E |  |  | 81 |  |
| 810F |  | MOV B,M | 46 | Exchange the contents of A register and memory |
| 8110 |  | MOV M,A | 77 |  |
| 8111 |  | DCX H | 2B |  |
| 8112 |  | MOV M,B | 70 |  |
| 8113 |  | INX H | 23 |  |
| 8114 | SKIP | DCR D | 15 | Decrement the count (D reg.) |
| 8115 |  | JNZ LOOP | C2 | Check for ZF, if $\mathrm{ZF}=0$ then go to LOOP label. |
| 8116 |  |  | 09 |  |
| 8117 |  |  | 81 |  |
| 8118 |  | DCR C | 0D | Decrement the count |
| 8119 |  | JNZ REPEAT | C2 | Check for ZF, if $\mathrm{ZF}=0$ then go to REPEAT label. |
| 811A |  |  | 05 |  |
| 811B |  |  | 81 |  |
| 811C |  | HLT | 76 | Stop the program. |

## RESULT:

## FLOW CHART:



## Ex. No.: 7 A

Date :

## CODE CONVERSIONS - ASCII TO HEXAAIM:

To write and execute the program for convert ASCII to HEXA DECIMAL number using 8085 microprocessor.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Load the given data in A register
2. Move the content of A to B register
3. Mask the upper nibble of the hexadecimal number in A register
4. Call suborning to get ASCII of lower nibble into hexadecimal lower nibble
5. Store it in memory
6. Move B register value to A-register and mask the lower nibble
7. Rotate the upper nibble to lower nibble position
8. Call subroutine to get ASCII of upper nibble in to hexadecimal
9. Store it in memory
10. Terminate the program

## PROGRAM:

| Address | Label | Mnemonics | Opcode | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | LDA 8200 | 3A | Load accumulator |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 82 |  |
| 8103 |  | MOV B,A | 47 | Move accumulator to B register |
| 8104 |  | ANI 0F | E6 | Mask the Upper nibble |
| 8105 |  |  | 0F |  |
| 8106 |  | CALL SUB1 | CD | Call suborning to get ASCII of lower nibble |
| 8107 |  |  | 1A |  |
| 8108 |  |  | 81 |  |
| 8109 |  | STA 8201 | 32 | Store ASCII of lower nibble in memory |
| 810A |  |  | 01 |  |
| 810B |  |  | 82 |  |
| 810C |  | MOV A,B | 78 | Move B register to accumulator |

Conversion Table for Hexadecimal, Decimal and ASCII

| Hexa | Decimal | ASCII |
| :---: | :---: | :---: |
| 30 | 48 | 0 |
| 31 | 49 | 1 |
| 32 | 50 | 2 |
| 33 | 51 | 3 |
| 34 | 52 | 4 |
| 35 | 53 | 5 |
| 36 | 54 | 6 |
| 37 | 55 | 7 |
| 38 | 56 | 8 |
| 39 | 57 | 9 |
| 41 | 65 | A |
| 42 | 66 | B |
| 43 | 67 | C |
| 44 | 68 | A |
| 45 | 69 | B |
| 46 | 70 | C |
| 47 | 71 | A |
| 48 | 72 | B |


| Hexa | Decimal | ASCII |
| :---: | :---: | :---: |
| 49 | 73 | C |
| 50 | 74 | A |
| 51 | 75 | B |
| 52 | 76 | C |
| 53 | 77 | A |
| 54 | 78 | B |
| 55 | 79 | C |
| 56 | 80 | A |
| 57 | 81 | B |
| 58 | 82 | C |
| 59 | 83 | A |
| 60 | 84 | B |
| 61 | 85 | C |
| 62 | 86 | A |
| 63 | 87 | B |
| 64 | 88 | C |
| 65 | 89 | A |
| 5 A | 90 | B |

## INPUT \& OUTPUT TABULATION:

| Memory <br> address | Input data | Memory <br> address | Output data |
| :--- | :--- | :--- | :--- |
| 8200 |  | 8201 |  |
|  |  | 8202 |  |


| 810D |  | ANI F0 | E6 | Mask the lower nibble |
| :---: | :---: | :---: | :---: | :---: |
| 810E |  |  | F0 |  |
| 810F |  | RLC | 07 | Rotate left through Carry |
| 8110 |  | RLC | 07 |  |
| 8111 |  | RLC | 07 |  |
| 8112 |  | RLC | 07 |  |
| 8113 |  | CALL SUB1 | CD | Call suborning to get ASCII of Upper nibble |
| 8114 |  |  | 1A |  |
| 8115 |  |  | 81 |  |
| 8116 |  | STA 8202 | 32 | Store ASCII of Upper nibble in memory |
| 8117 |  |  | 02 |  |
| 8118 |  |  | 82 |  |
| 8119 |  | HLT | 76 | Stop the program |
| 811A |  | CPI 0A | FE | Compare A with immediate data |
| 811B |  |  | 0A |  |
| 811C |  | JC SKIP | DA | Jump on carry to SKIP label |
| 811D |  |  | 21 |  |
| 811 E |  |  | 81 |  |
| 811F |  | ADI 07 | C6 | Count the number , add accumulator with 07 |
| 8120 |  |  | 07 |  |
| 8121 | SKIP | ADI 30 | C6 | Add accumulator with immediate data |
| 8122 |  |  | 30 |  |
| 8123 |  | RET | C9 | Return to Main program |

## RESULT:

## FLOW CHART



Ex. No.: 7 B
Date : CODE CONVERSION - HEXA TO ASCII
AIM:
To convert given character (HEXA) in to its equivalent ASCII using 8085 microprocessor

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Load the given data in A-register
2. Subtract $30_{\mathrm{H}}$ from A- register
3. Compose the content of A-register with $\mathrm{OA}_{\mathrm{H}}$
4. If $\mathrm{A}<0 \mathrm{~A}_{\mathrm{H}}$ jump to step6, else proceed To next step
5. Subtract $\mathrm{O} 7_{\mathrm{H}}$ from A -register
6. Store the result
7. Stop the program

## PROGRAM:

| Address | Label | Mnemonics | OPcode | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | LDA 8200 | 3A | Load the input data into the accumulator |
| 8101 |  |  | 00 |  |
| 8102 |  |  | 82 |  |
| 8103 |  | SUI 30 | D6 | Subtract accumulator with immediate data |
| 8104 |  |  | 30 |  |
| 8105 |  | CPI OA | FE | Compare A with immediate data. |
| 8106 |  |  | 0A |  |
| 8107 |  | JC SKIP | DA | Jump on carry to SKIP label |
| 8108 |  |  | 0C |  |
| 8109 |  |  | 81 |  |
| 810A |  | SUI 07 | D6 | Subtract accumulator with 07 |
| 810B |  |  | 07 |  |

Conversion Table for Hexadecimal, Decimal and ASCII

| Hexa | Decimal | ASCII |
| :---: | :---: | :---: |
| 30 | 48 | 0 |
| 31 | 49 | 1 |
| 32 | 50 | 2 |
| 33 | 51 | 3 |
| 34 | 52 | 4 |
| 35 | 53 | 5 |
| 36 | 54 | 6 |
| 37 | 55 | 7 |
| 38 | 56 | 8 |
| 39 | 57 | 9 |
| 41 | 65 | A |
| 42 | 66 | B |
| 43 | 67 | C |
| 44 | 68 | A |
| 45 | 69 | B |
| 46 | 70 | C |
| 47 | 71 | A |
| 48 | 72 | B |


| Hexa | Decimal | ASCII |
| :---: | :---: | :---: |
| 49 | 73 | C |
| 50 | 74 | A |
| 51 | 75 | B |
| 52 | 76 | C |
| 53 | 77 | A |
| 54 | 78 | B |
| 55 | 79 | C |
| 56 | 80 | A |
| 57 | 81 | B |
| 58 | 82 | C |
| 59 | 83 | A |
| 60 | 84 | B |
| 61 | 85 | C |
| 62 | 86 | A |
| 63 | 87 | B |
| 64 | 88 | C |
| 65 | 89 | A |
| 5 A | 90 | B |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input <br> data | Memory <br> Address | Output <br> data |
| :--- | :--- | :--- | :--- |
| 8200 |  | 8201 |  |
|  |  |  |  |


| 810 C | SKIP | STA 8201 | 32 | Store the result in memory from <br> accumulator |
| :--- | :---: | :---: | :---: | :--- |
| 810 D |  |  | 01 |  |
| 810 E |  |  | 82 |  |
| 810 F |  | HLT | 76 | Stop the Program |

## RESULT:

## FLOW CHART:



## Ex. No.: 8 A

Date :

## CODE CONVERSION - BCD TO HEXA

## AIM:

To convert two BCD numbers in memory to its equivalent HEXA number using 8085 microprocessor.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Initialize memory pointer to 8100 H .
2. Load the most significant digit (MSD).
3. Multiply the MSD by ten using repeated addition.
4. Add the least significant digit (LSD) to the result obtained in previous step.
5. Store the HEXA data in memory.

## PROGRAM:

| Address | Label | Pneumonic | Opcode | Comments |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 8100 | START | LXI H,8150 | 21 | Load the input data into the <br> accumulator |
| 8101 |  |  | 50 |  |
| 8102 |  |  | 81 |  |
| 8103 |  | MOVA,M | 7 E | Move memory to accumulator |
| 8104 |  | ADD A | 87 | Add accumulator content with <br> Accumulator. Ie) MSD*2 |
| 8105 |  | MOV B,A | 47 | Move Accumulator content to B |
| 8106 |  | ADD A | 87 | MSD is multiplied by 4 |
| 8107 |  | ADD A | 87 | MSD is multiplied by 8 |
| 8108 |  | ADD B | 80 | Add accumulator content with B reg. |
| 8109 |  | INX H | 23 | Increment the memory |
| 810 A |  | ADD M | 86 | Add Accumulator and memory |
| $810 B$ |  | INX H | 23 | Increment the memory |
| 810 C |  | MOV M,A | 77 | Move the accumulator to memory for <br> result |
| 810 D |  | HLT | 76 | Stop the program |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> Address | Output data |
| :---: | :---: | :---: | :---: |
| 8150 |  | 8152 |  |
| 8151 |  |  |  |

RESULT:

## FLOW CHART:



## Ex. No.: 8 B

## Date :

## CODE CONVERSION - HEXA TO BCD

## AIM:

To convert given HEXA decimal number into its equivalent BCD number using 8085 microprocessor.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet


## ALGORITHM:

1. Initialize memory pointer to 8100 H
2. Get the hexadecimal number in C register
3. Perform repeated addition for C number of times
4. Adjust for BCD in each step
5. Store the BCD data in memory

## PROGRAM:

| Address | Label | Pneumonic | Opcode | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | LXI H, 8150 | 21 | Initialize memory pointer for input |
| 8101 |  |  | 50 |  |
| 8102 |  |  | 81 |  |
| 8103 |  | MVI D,00 | 16 | Clear D register for most significant byte |
| 8104 |  |  | 00 |  |
| 8105 |  | XRA A | AF | Clear accumulator |
| 8106 |  | MOV C,M | 4E | Get Hexadecimal input data from memory |
| 8107 | LOOP2 | ADI 01 | C6 | Count the number One by one adjust BCD count |
| 8108 |  |  | 01 |  |
| 8109 |  | DAA | 27 | Adjust accumulator for BCD |
| 810A |  | JNC LOOP1 | D2 | Jump on no carry to Loop1 |
| 810B |  |  | 0E |  |
| 810C |  |  | 81 |  |
| 810D |  | INR D | 14 | Increment D registerDecrement Cregister |
| 810E | LOOP1 | DCR C | OD |  |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input <br> data | Memory <br> Address | Output <br> data |
| :--- | :--- | :--- | :--- |
| 8150 |  | 8151 |  |
|  |  | 8152 |  |


| 810F | JNZ LOOP2 | C2 | Jump on no zero to Loop2 |
| :---: | :---: | :---: | :---: |
| 8110 |  | 07 |  |
| 8111 |  | 81 |  |
| 8112 | STA 8151 | 32 | Store the least Significant byte in memory |
| 8113 |  | 51 |  |
| 8114 |  | 81 |  |
| 8115 | MOV A,D | 7A | Move D to accumulator |
| 8116 | STA 8152 | 32 | Store the most Significant byte in memory |
| 8117 |  | 52 |  |
| 8118 |  | 81 |  |
| 8119 | HLT | 76 | Termite ate the program |

## RESULT:

## Ex. No.: 9 A

Date :

## ADDITION OF TWO 8-BIT DATA

## AIM:

To perform the arithmetic operation addition by using 8051 microcontroller.

## APPARATUS REQUIRED:

- 8051 microcontroller kit
- OPcode sheet


## ALGORITHM:

1. Start the program
2. Get the Input data at the accumulator.
3. Add the adder data with the data which is already in accumulator.
4. Move the result to 8500 memory location.
5. If any carry is available then move 01 to $\mathrm{R}_{0}$ Register
6. Store the result in Memory
7. Stop the program

## PROGRAM:

| Address | Label | Pneumonic | OPcode | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | MOVA, 09 | 74 | Move 09 to accumulator |
| 8101 |  |  | 09 |  |
| 8102 |  | ADD A,04 | 24 | Add 04 with accumulator |
| 8103 |  |  | 04 |  |
| 8104 |  | JNC L00P | 50 | On No carry Jump to 100p |
| 8105 |  |  | 02 |  |
| 8106 |  | MOV R ${ }_{0}, 01$ | 78 | Move $\mathrm{R}_{0}$ register into 01 for carry |
| 8107 |  |  | 01 |  |

## FLOW CHART:



## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> address | Output data |
| :---: | :---: | :---: | :---: |
| 8101 |  | 8500 |  |
| 8103 |  | 8500 |  |
|  |  |  |  |
| 8101 |  |  |  |
| 8103 |  |  |  |


| 8108 | LOOP | MOV DPTP,\#8500 | 90 |  |
| :--- | :---: | :---: | :--- | :--- |
| 8109 |  |  | 85 |  |
| 810 A |  |  | 00 |  |
| 810 B |  | MOVX @DPTR , A | FO | Store the sum in memory |
| 810 C |  | INC DPTR | A3 | Increment DPTR |
| 810 D |  | MOV A,Ro | E8 | Move Ro to A |
| 810 E |  | MOVX @DPTR , A | FO | Store the Carry in memory |
| 810 F | LOOP1 | SJMP LOOP1 | 80 | Stop the program |
| 8110 |  |  | FE |  |

## RESULT:

## FLOW CHART:



INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> address | Output data |
| :---: | :---: | :---: | :---: |
| 8101 |  | 8500 |  |
| 8103 |  |  |  |
|  |  |  |  |
| 8101 |  | 8500 |  |
| 8103 |  |  |  |

Ex. No.: 9 B

## Date :

## SUBTRACTION OF TWO 8-BIT DATA

## AIM:

To subtract the two given number by using 8051 micro controller.

## APPARATUS REQUIRED:

- 8051 microcontroller kit
- OPcode sheet


## ALGORITHM:

1. Start the program.
2. Get data to the accumulator.
3. Subtract another data from the data which is already stored in the accumulator.
4. Move the result to the memory 8500 .
5. If any carry, than store it in accumulator.
6. Stop the program.

## PROGRAM:

| Address | Label | Pneumonic | OPcode | Comments |
| :---: | :---: | :---: | :---: | :--- |
| 8100 | START | MOV A ,09 | 74 | Move the data 09 to the <br> accumulator |
| 8101 |  |  | 09 |  |
| 8102 |  | SUBB A ,04 | 94 | Subtract the data 04 with data in |
| accumulator |  |  |  |  |

## RESULT:

## FLOW CHART:



INPUT\& OUTPUT TABULATION:

| MEMORY <br> ADDRESS | INPUT. <br> DATA | MEMORY <br> ADDRESS | OUTPUT <br> DATA |
| :---: | :---: | :---: | :---: |
| 8101 |  | 8500 |  |
| 8104 |  | 8501 |  |
| 8101 |  | 8500 |  |
| 8104 |  | 8501 |  |

Ex. No.: 10 A
Date :

## MULTIPLICATION OF TWO 8-BIT DATA

AIM:
To perform 8 -bit multiplication by using 8051 microcontroller

## APPARATUS REQUIRED:

- 8051 microcontroller kit
- OPcode sheet


## ALGORITHM:

1. Start the program.
2. Initialize the starting pointer.
3. Move the input data 1 to accumulator
4. Move the input data 2 to the B-register
5. Multiply both B and A
6. Load the memory address to DPTR and store the lower byte result.
7. Increment DPTR and move B to A.
8. Store the higher byte result
9. Stop the program

## PROGRAM:

| ADDRESS | LABEL | PNEUMONIC | OPCODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | MOV A, \#02 | 74 | Move the input data 1 to accumulator |
| 8101 |  |  | 02 |  |
| 8102 |  | MOV B , \#03 | 75 | Move the input data 2 to the B-register |
| 8103 |  |  | F0 |  |
| 8104 |  |  | 03 |  |
| 8105 |  | MUL A,B | A4 | Multiply the input data's ie) A and B |
| 8106 |  | MOV DPTR, \#8500 | 90 | Load the memory address to DPTR |
| 8107 |  |  | 85 |  |
| 8108 |  |  | 00 |  |
| 8109 |  | MOVX @DPTR, A | F0 | store the lower byte result |
| 810 A |  | INC DPTR | A3 | Increment DPTR |
| 810 B |  | MOV A,B | F5 | Move B to A register |
| 810 C |  |  | F0 |  |
| 810 D |  | MOVX @DPTR, A | F0 | Store the higher byte result |
| 810 E | LOOP | SJMP LOOP | 80 | Stop the program |
| 810F |  |  | FE |  |

RESULT:

## FLOW CHART:



INPUT \& OUTPUT TABULATION:

| MEMORY <br> ADDRESS | INPUT <br> DATA | MEMORY <br> ADDRESS | OUTPUT <br> DATA |
| :---: | :---: | :---: | :---: |
| 8101 |  | 8500 |  |
| 8104 |  | 8501 |  |
| 8101 |  | 8500 |  |
| 8104 |  | 8501 |  |

## Ex. No.: 10 B

Date : DIVISION OF TWO 8-BIT DATA

AIM:
To performs the 8-bit division using 8051 microcontroller

## APPARATUS REQUIRED:

- 8051 microcontroller kit
- OPcode sheet


## ALGORITHM:

1. Start the program.
2. Initialize the starting pointer.
3. Move the input data 1 to accumulator
4. Move the input data 2 to the B-register
5. Divide the content of A by B
6. Load the memory address to DPTR and store the Quotient in memory.
7. Increment DPTR and move B to A.
8. Store the Reminder in memory.
9. Stop the program

## DIVISION ON USING 8051 PROGRAM:

| ADDRESS | LABLE | PREMONICS | OPCODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | MOV A,\#05 | 74 | Move the input data |
| 8101 |  |  | 05 | toaccumulator |
| 8102 |  | MOV B, \#03 | 75 | Move the input data 2 to the B-register |
| 8103 |  |  | FO |  |
| 8104 |  |  | 03 |  |
| 8105 |  | DIV A,B | 84 | Divide the content of A,B |
| 8106 |  | MOV DPTR,8150 | 90 | Load the memory address to DPTR |
| 8107 |  |  | 81 |  |
| 8108 |  |  | 50 |  |
| 8109 |  | MOVX @DPTR, A | FO | Store the Quotient in memory |
| 810A |  | INC DPTR | A3 | Increment DPTR |
| 810B |  | MOV A, B | E5 | Move B to A register |
| 810C |  |  | F0 |  |
| 810D |  | MOV X @DPTR , A | F0 | Store the reminder in memory |
| 810E | LOOP | SJMP LOOP | 80 | Stop the program |
| 810F |  |  | FE |  |

## RESULT:

## FLOW CHART:



## Ex. No.: 11 A

Date : SUM OF THE ELEMENTS

## AIM:

To perform the sum of the numbers by using 8051 microcontroller.

## APPARATUS REQUIRED:

- 8051 microcontroller kit
- OPcode sheet


## ALGORITHM:

1. Start the program
2. Get the Count (Ro) \& Input data in memory.
3. Add the two data and move the result to $B$ register..
4. If Carry is present, increment $\mathrm{R}_{1}$ Register, otherwise go to next step.
5. Increment DPTR register for next data.
6. Decrement the $\mathrm{R}_{0}$ register for count.
7. If Zero flag is not set go to step 3, otherwise go to next step.
8. Store the result in Memory
9. Stop the program

## PROGRAM:

| Address | Label | Pneumonic | OPcode | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8100 |  | MOV DPTR,\#8200 | 90 | Move Memory address to DPTR |
| 8101 |  |  | 82 |  |
| 8102 |  |  | 00 |  |
| 8103 |  | MOVX A, @DPTR | E0 | Move the first data to acc and then $\mathrm{R}_{0}$ for count |
| 8104 |  | MOV R ${ }_{0}$, ${ }^{\text {a }}$ | F8 |  |

## INPUT \& OUTPUT TABULATION:

| Memory <br> Address | Input data | Memory <br> address | Output data |
| :---: | :---: | :---: | :---: |
| 8200 |  | 8500 |  |
| 8201 |  | 8501 |  |
| 8202 |  |  |  |
| 8203 |  |  |  |
| 8204 |  |  |  |
| 8205 |  |  |  |


| 8105 |  | MOV B, \#00 | 75 | Clear B register |
| :---: | :---: | :---: | :---: | :---: |
| 8106 |  |  | F0 |  |
| 8107 |  |  | 00 |  |
| 8108 |  | MOV R ${ }_{1}$, B | A9 | Move B register content to $\mathrm{R}_{1}$ |
| 8109 |  |  | F0 |  |
| 810A |  | INC DPTR | A3 | Increment Memory address |
| 810B | LOOP1 | MOVX A, @DPTR | E0 | Move the data from memory to Acc. |
| 810C |  | ADD A,B | 25 | Add A \& B registers contents. |
| 810D |  |  | F0 |  |
| 810E |  | MOV B,A | F5 | Move the result from A to b register. |
| 810F |  |  | F0 |  |
| 8110 |  | JNC LOOP | 50 | Jump no carry then LOOP label |
| 8111 |  |  | 01 |  |
| 8112 |  | INC R ${ }_{1}$ | 09 | Increment $\mathrm{R}_{1}$ for carry |
| 8113 | LOOP | INC DPTR | A3 | Increment Memory address |
| 8114 |  | DJNZ R ${ }_{0}$, LOOP1 | D8 | Decrement $\mathrm{R}_{0}$ ( Count) value and if $\mathrm{R} 0 \neq$ 0 then jump to LOOP1 label. |
| 8115 |  |  | F5 |  |
| 8116 |  | MOV DPTP,\#8500 | 90 | Move the memory address to DPTR for Result |
| 8117 |  |  | 85 |  |
| 8118 |  |  | 00 |  |
| 8119 |  | MOV A, $\mathrm{R}_{1}$ | E9 | Move $\mathrm{R}_{1}$ to A |
| 811A |  | MOVX @DPTR, A | F0 | Store the Carry in memory |
| 811B |  | INC DPTR | A3 | Increment DPTR |
| 811C |  | MOV A,B | E5 | Move B to A |
| 811D |  |  | F0 |  |
| 811 E |  | MOVX @ DPTR, A | F0 | Store the Sum in memory |
| 811F | LOOP1 | SJMP LOOP1 | 80 | Stop the program |
| 8120 |  |  | FE |  |

## RESULT:

## FLOW CHART:



Ex. No.: 11 B
Date :

## STEPPER MOTOR INTERFACE USING 8051 MICROCONTROLLER

## AIM:

To run stepper a motor at desired speed in two directions using 8051
microcontroller.

## APPARATUS REQUIRED:

- 8051 Microcontroller kit
- OPcode sheet
- Stepper motor interface


## THEORY:

A motor in which the rotor is able to assume only discrete stationery angular position is a stepper motor. The rotary motion occurs in a stepwise manner from an equilibrium position to the next. Stepper motor are widely used in (simple position control systems in the open closed loop mode)a verity of application such as complete peripherals (printers, disk drive etc)and in the areas of process control machine tools, medicine numerically controller machine robotics.

## ALGORITHM:

1. Load the stepping sequence number
2. Then load the motor port addressing 8015 memory
3. Move stepping data into accumulator
4. Out the accumulator value in to the stepper motor
5. Call the delay
6. Increment the DPTR (memory address)
7. Repeat the processor for all stepping data
8. Jump to step 1and repeat all steps

PROGRAM:

| Address | Label | Pneumonic | OPcode | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | MOV B, \#04 | 75 | Move total no of stepping data to B register |
| 8101 |  |  | F0 |  |
| 8102 |  |  | 04 |  |
| 8103 |  | MOV Ro,\#82 | 78 | Move starting address of stepping sentence to $\mathrm{R}_{0}, \mathrm{R}_{1}$ |
| 8104 |  |  | 82 |  |
| 8105 |  | MOV R1, \#00 | 79 |  |
| 8106 |  |  | 00 |  |

WAVE SCHEME (UNIPOLAR OPERATION)

| ADDERSS | ANTI CLOCKWISE | CLOCKWISE |
| :---: | :---: | :---: |
| 8200 | 08 | 02 |
| 8201 | 01 | 04 |
| 8202 | 04 | 01 |
| 8203 | 02 | 08 |


| 8107 |  | MOV DPTR, \#E0C0 | 90 | Motor port address in DPTR |
| :---: | :---: | :---: | :---: | :---: |
| 8108 |  |  | E0 |  |
| 8109 |  |  | C0 |  |
| 810A | LOOP | MOV DP ${ }_{\mathrm{H}}, \mathrm{R}_{\mathrm{O}}$ | 88 | Save data $\mathrm{R}_{0}, \mathrm{R}_{1}$ in data |
| 810B |  |  | 83 |  |
| 810C |  | MOV DP ${ }_{\text {L }}, \mathrm{R}_{1}$ | 89 |  |
| 810D |  |  | 82 |  |
| 810 E |  | MOV A, @DPTR | E0 | Move stepping data to accumulator |
| 810F |  | INC DPTR | A3 | Increment DPTR |
| 8100 |  | MOV R ${ }_{0}, \mathrm{DP}_{\mathrm{H}}$ | A8 | Save data $\mathrm{R}_{0}, \mathrm{R}_{1}$ in DPTR |
| 8111 |  |  | 83 |  |
| 8112 |  | MOV $\mathrm{R}_{1,} \mathrm{DP}_{\mathrm{L}}$ | A9 |  |
| 8113 |  |  | 82 |  |
| 8114 |  | MOV DPTR , \#E0C0 | 90 | Motor port address in DPTR |
| 8115 |  |  | E0 |  |
| 8116 |  |  | C0 |  |
| 8117 |  | MOV X @ DPTR, A | F0 | Move data in accumulator to DPTR |
| 8118 |  | CALL DELAY | 12 | Call delay routine |
| 8119 |  |  | 81 |  |
| 811 A |  |  | 21 |  |
| 811B |  | DJNZ B , LOOP | D5 | Decrement B and jump to loop (810A)if B\#O |
| 811C |  |  | F0 |  |
| 811D |  |  | EC |  |
| 811 E |  | JMP START | 02 | Jump to start (8100) |
| 811F |  |  | 81 |  |
| 8120 |  |  | 00 |  |
| 8121 | DELAY | MOV R2, \#12 | 7A | MOV data to r register |
| 8122 |  |  | 12 |  |
| 8123 | DLY 1 | MOV R ${ }_{3}$ \#FF | 7 | Move data to register |
| 8124 |  |  | FF |  |
| 8125 | DLY 2 | DJNZ R3, DLY2 | DB | Decrement $\mathrm{R}_{3}$, and to DY 218125 if $\mathrm{R}_{3}, \# 0$ |
| 8126 |  |  | FE |  |
| 8127 |  | DJNZ R2,DLY1 | DA | Decrement R AND jump to DLYLL 8123 Y R ${ }_{2} \# 0$ |
| 8128 |  |  | FA |  |
| 8129 |  | RET | 22 | Return to main program |

## RESULT:

## FLOW CHART:



## SEVEN SEGMENT DISPLAY



For Example
d
c
b
a
h
g
e


0
1
1
0
1
$0 \quad 0 \quad 0$

- 68H

Ex. No.: 12
Date :
INTERFACING 8279 WITH 8085 MICROPROCESSOR (ROLLING DISPLAY)

## AIM:

To interface 8279 programmable keyboard display controller with 8085 microprocessor and write and execute the assembly language program to roll the word to display.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- 8279 keyboard display
- OPcode sheet


## ALGORITHM:

1. Start the program by initializing memory pointer
2. Initialize 8279 keyboard display controller
3. Set mode and display in 8279 IC
4. Clear display in 8279 keyboard display controller
5. Write display \& Read FIFO status
6. Write display RAM from location auto-increases of mode
7. Move data input from Memory to Accumulator
8. Send code data to display Ram and call delay subroutine
9. Decrement the counter and repeat the steps from 5 to 9 until the counter becomes zero.
10. Stop the program.

## PROGRAM:

| ADDRESS | LABEL | PNEUMONIC | OPCODE | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | LXI H, 8150 | 21 | Set pointer to memory |
| 8101 |  |  | 50 |  |
| 8102 |  |  | 81 |  |
| 8103 |  | MVI D, 1C | 16 | Initialize counter in D register |
| 8104 |  |  | 1C |  |
| 8105 |  | MVI A,10 | 3E | Set mode and Display in 8279 IC |
| 8106 |  |  | 10 |  |
| 8107 |  | OUT C2 | D3 | Clear the display |
| 8108 |  |  | C2 |  |

INPUT \& OUTPUT TABULATION:
INPUT:

| INPUT <br> ADDRESS | INPUT DATA |  |
| :---: | ---: | ---: |
| 8150 |  |  |
| 8151 |  |  |
| 8152 |  |  |
| 8153 |  |  |
| 8154 |  |  |
| 8155 |  |  |
| 8156 |  |  |
| 8157 |  |  |
| 8158 |  |  |
| 8159 |  |  |
| 815 A |  |  |
| 815 B |  |  |
| 815 C |  |  |
| 815 D |  |  |
| 815E |  |  |
| OUTPUT | 815 F |  |


| 8109 |  | MVI A, CC | 3 E |  |
| :---: | :---: | :---: | :---: | :--- |
| 810 A |  |  | CC |  |
| 810 B |  | OUT C2 | D3 |  |
| 810 C |  |  | C 2 |  |
| 810 D |  | MVI A, 90 | 3 E | Write display |
| 810 E |  |  | 90 |  |
| 810 F |  | OUT C2 | D 3 |  |
| 8110 |  |  | C 2 |  |
| 8111 | LOOP | MOV A,M | 7 E |  |
| 8112 |  | OUT C0 | D3 |  |
| 8113 |  |  | C 0 |  |
| 8114 |  | CALL DELAY | CD | Call delay Subroutine |
| 8115 |  |  | 1 F |  |


| 8116 |  |  | 81 |  |
| :---: | :---: | :---: | :---: | :---: |
| 8117 |  | INX H | 23 | Increment the memory pointer |
| 8118 |  | DCR D | 15 | Decrement counter |
| 8119 |  | JNZ LOOP | C2 | Jump if no zero to loop |
| 811A |  |  | 11 |  |
| 811B |  |  | 81 |  |
| 811C |  | JMP START | C3 | For Rolling the Display |
| 811D |  |  | 00 |  |
| 811E |  |  | 81 |  |
| 811F | DELAY | MVI B, A0 | 06 | Delay Subroutine |
| 8120 |  |  | A0 |  |
| 8121 | LOOP1 | MVI C,FF | 0E |  |
| 8122 |  |  | FF |  |
| 8123 | LOOP2 | DCR C | 0D |  |
| 8124 |  | JNZ LOOP2 | C2 |  |
| 8125 |  |  | 23 |  |
| 8126 |  |  | 81 |  |
| 8127 |  | DCR B | 05 |  |
| 8128 |  | JNZ LOOP1 | C2 |  |
| 8129 |  |  | 21 |  |
| 812A |  |  | 81 |  |
| 812B |  | RET | C9 |  |

## RESULT:

## FLOW CHART:



Ex. No.: 13

## Date :

## TRAFFIC LIGHT CONTROL SYSTEM USING 8085 MICROPROCESSOR

## AIM:

To perform the traffic light controlling using 8085 microprocessor.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet
- Traffic light control interface board.


## ALGORITHM:

1. Start the program
2. Move the data to accumulator
3. Output data from port
4. Load HL register pair with immediate data
5. Move the data content to C register
6. Move data from memory to A
7. Output data from part A
8. Increment the HL register pair \& Move data from memory to A
9. Output data from port $B$ and port $C$ one by one
10. Move data from memory to B register
11. Call delay for some time and increment HL register
12. Decrements C registers if ZF is not set go to step 6 else repeat the whole process
13. Perform OR operation with $A$ and $D$ register
14. If $\mathrm{ZF}=0$, call delay else decrement B register until $\mathrm{ZF}=1$.
15. Stop the program

## TRAFFIC LIGHT CONTROL SYSTEM THE TRAFFIC LIGHT CONTROLLER WORKS IN FOLLOWING SEQUENCE:

* Provide green signal for road 1, green signal for pedestrian on road 4, red signal for other roads and other pedestrian 6secs
* Put Yellow signal for road 1, and maintain other signals in the previous state for 3 sacs.
* Provide green signal for road 2, green signal for pedestrian on road 1, red signal for other roads and other pedestrians for 6 sacs.
* Put yellow signal for road 2, and maintain other signals in the previous state for 3secs
* Provide green signal for road 3, green signal for pedestrian on road 2, red signal for other roads and other pedestrians for 6 secs.


## ROAD 1:

| Colour | Indication | Port lines |
| :---: | :---: | :---: |
| Bi colour ( Red) | Pedestrian stop | PA0 |
| Bi colour ( green) | Pedestrian Go | PA1 |
| Green 2 | Go Right | PA2 |
| Red | Stop | PA3 |
| Yellow | Before stop | PA4 |
| Green 1 | Go straight | PA5 |

ROAD 2:

| Colour | Indication | Port lines |
| :---: | :---: | :---: |
| Bi colour (Red) | Pedestrian stop | PA6 |
| Bi colour (green) | Pedestrian Go | PA7 |
| Green 2 | Go Right | PB0 |
| Red | Stop | PB1 |
| Yellow | Before stop | PB2 |
| Green 1 | Go straight | PB3 |

ROAD 3:

| Colour | Indication | Port lines |
| :---: | :---: | :---: |
| Bi colour ( Red) | Pedestrian stop | PB4 |
| Bicolour ( green) | Pedestrian Go | PB5 |
| Green 2 | Go Right | PB6 |
| Red | Stop | PB7 |
| Yellow | Before stop | PC0 |
| Green 1 | Go straight | PC1 |

## ROAD 4:

| Colour | Indication | Port lines |
| :---: | :---: | :---: |
| Bi colour (Red) | Pedestrian stop | PC2 |
| Bi colour (green) | Pedestrian Go | PC3 |
| Green 2 | Go Right | PC4 |
| Red | Stop | PC5 |
| Yellow | Before stop | PC6 |
| Green 1 | Go straight | PC7 |

* Put yellow signal for road 3, and maintain other signals in the previous state for 3 sacs
* Provide green signal for road 4, green signal for pedestrian on road 3, red signal for other roads and other pedestrians for 6 sacs.
* Put yellow signal for road 4, and maintain other signals in the previous state for 3 sacs.
* Stop the process.


## PROGRAM:

| Address | Label | Mnemonics | Opcode | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8100 |  | MVI A, 80 | 3E | Move immediate data to accumulator |
| 8101 |  |  | 80 |  |
| 8102 |  | OUT PCNT | D3 | Out the data from port |
| 8103 |  |  | 1B |  |
| 8104 | START | LXI H,8150 | 21 | Set pointer to the register pair |
| 8105 |  |  | 50 |  |
| 8106 |  |  | 81 |  |
| 8107 |  | MVI C,08 | 0E | Move immediate data to C - register |
| 8108 |  |  | 08 |  |
| 8109 | LOOP1 | MOV A,M | 7E | Move data from Memory from accumulator |
| 810A |  | OUT PA | D3 | Out the data from port A |
| 810B |  |  | 18 |  |
| 810C |  | INX H | 23 | Increment HL pair |
| 810D |  | MOV A,M | 7E | Move data from M to A |
| 810E |  | OUT PB | D3 | Out the data from port B |
| 810F |  |  | 19 |  |
| 8110 |  | INX H | 23 | Increment Hl pair |
| 8111 |  | MOV B,M | 46 | Move content of M to B |
| 8112 |  | OUT PC | D3 | Out the data from port C |
| 8113 |  |  | 19 |  |
| 8114 |  | INX H | 23 | Increment Hl Pair |
| 8115 |  | MOV B,M | 46 | Move the content M to B |

For 6 seconds
Green signal on Road 1
Green signal for pedestrian stop on Road 4
Red signal for other Road

| $\mathbf{P A}_{\mathbf{7}}$ | $\mathbf{P A}_{\mathbf{6}}$ | $\mathbf{P A}_{\mathbf{5}}$ | $\mathbf{P A}_{\mathbf{4}}$ | $\mathbf{P A}_{\mathbf{3}}$ | $\mathbf{P A}_{\mathbf{2}}$ | $\mathbf{P A}_{\mathbf{1}}$ | $\mathbf{P A}_{\mathbf{0}}$ | Hoax <br> value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | $65(\mathrm{PA})$ |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $92(\mathrm{~PB})$ |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $28(\mathrm{PC})$ |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 06 (time delay) |

INPUT DATA

| MEMORY <br> ADDRESS | INPUT <br> DATA |
| :---: | :---: |
| 8150 | 65 |
| 8151 | 92 |
| 8152 | 28 |
| 8153 | 06 |
| 8154 | 51 |
| 8155 | 92 |
| 8159 | 28 |
| 815 A | 03 |
| 815 B | 4 A |
| 815 C | 99 |
| 815 D | 24 |
| 815 E | 06 |
| 815 F | 4 A |
| 8160 | 94 |
| 8161 | 24 |
| 8162 | 03 |


| MEMORY <br> ADDRESS | INPUT <br> DATA |
| :---: | :---: |
| 8163 | 89 |
| 8164 | 52 |
| 8165 | 26 |
| 8166 | 06 |
| 8167 | 89 |
| 8168 | 12 |
| 8169 | 25 |
| 816 A | 03 |
| 816 B | 49 |
| 816 C | A2 |
| 816 D | 94 |
| 816 E | 06 |
| 8170 | 46 |
| 8171 | A2 |
| 8172 | 44 |
| 8173 | 03 |


| 8116 |  | CALL DELAY | CD | Call the delay Label |
| :---: | :---: | :---: | :---: | :---: |
| 8117 |  |  | 21 |  |
| 8118 |  |  | 81 |  |
| 8119 |  | INX H | 23 | Increment HL pair |
| 811A |  | DCR C | OD | Decrement C register |
| 811B |  | JNZ LOOP1 | C2 | Go to Loop 1 if no zero |
| 811C |  |  | 09 |  |
| 811D |  |  | 81 |  |
| 811E |  | JMP START | C3 | Jump to start |
| 811F |  |  | 04 |  |
| 8120 |  |  | 81 |  |
| 8121 | DELAY | LXI D,FFFF | 11 | Delay Program Load Immediate memory content in to D register |
| 8122 |  |  | FF |  |
| 8123 |  |  | FF |  |
| 8124 | DLY | DCX D | 1B | Decrement DE register |
| 8125 |  | MOV A, | 7B | Move content of E to A |
| 8126 |  | ORA B | B2 |  |
| 8127 |  | JNZ DLY | C2 | Jump on no zero to (Delay) DLY |
| 8128 |  |  | 24 |  |
| 8129 |  |  | 81 |  |
| 812A |  | DCR B | 05 | Decrement D register |
| 812B |  | JNZ DELAY | C2 | Jump on no zero to Delay |
| 812C |  |  | 21 |  |
| 812D |  |  | 81 |  |
| 812E |  | RET | C9 | Return to Main program |

Road -3


RESULT:

## FLOW CHART:



## Ex. No.: 14 <br> INTERFACING OF D TO A CONVERTER USING 8085MICROPROCESSOR

## Date :

## AIM:

To generator triangular wave at DAC output using 8085 microprocessor.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- Opcode sheet
- DAC interface board.


## ALGONTHM:

1. Start the program
2. Get the Fust input from lookup table
3. Set the count in c-register
4. Out the data in to the DAC port
5. Increment the look-up table address
6. Increment the count value
7. If carry is equal to zero go to jump start
8. If no carry is go to Out data
9. Stop program

PROGRAM:

| ADDRESS | LABLE | PNEMONICS | OPCODE | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | LXI H, 8110 | 21 | Load the memory address for input data |
| 8101 |  |  | 10 |  |
| 8102 |  |  | 81 |  |
| 8103 |  | MVI C, 41 | 0E | Move 41 to C register |
| 8104 |  |  | 41 |  |
| 8105 | LOOP | MOV A, M | 7E | Move the data from M to A |
| 8106 |  | OUT C0 | D3 | Out the data from port. |
| 8107 |  |  | C0 |  |
| 8108 |  | INX H | 23 | Increment memory pointer |

DAC 0800 is an 8 -bit DAC and the output voltage varies in between -5 v and +5 v . The output voltage varies in steps of $10 / 256=0.04$ (approx) the digital data inputs and the corresponding output voltage are presented in the following table.

| Input data in <br> Hex | Output voltage <br> (V) |
| :--- | :--- | :---: |
| 00 | 0.00 |
| 01 | 0.04 |
| 02 | 0.08 |
| $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ |
| . | . |
| 7 F | 2.15 |
| $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ |
| $\cdot$ | . |
| FD | 4.92 |
| FE | 4.96 |
| FE | 5.00 |

## Model Graph:



## TABULATION:

| Amplitude | Time period |
| :--- | :--- |
|  |  |

## OUTPUT:

| 8109 | DCR C | OP | Decrement C register. |
| :---: | :---: | :---: | :---: |
| 810A | JNZ LOOP | C2 | Jump On no Zero to LOOP |
| 810B |  | 05 |  |
| 810C |  | 81 |  |
| 810D | JMP START | C3 | Jump to start |
| 810E |  | 00 |  |
| 810F |  | 81 |  |
| 8110 | LOOK-UP TABLE | 00,08,10,18 | Look Up data for generation of Triangular Waveform. |
| 8114 |  | 20,28,30,38 |  |
| 8118 |  | 40,48,50,58 |  |
| 811C |  | 60,68,70,78 |  |
| 8120 |  | 80,88,90,98 |  |
| 8124 |  | A0,A8,B0,B8 |  |
| 8128 |  | C0,C8,D0,D8 |  |
| 812C |  | E0,E8,F0,F8 |  |
| 8130 |  | FF,F8,F0,E8 |  |
| 8134 |  | E0,D8,D0,C8 |  |
| 8138 |  | C0,B8,B0,A8 |  |
| 813C |  | A0, 98, 90,88 |  |
| 8140 |  | 80,78,70,68 |  |
| 8144 |  | 60,58,50,48 |  |
| 8148 |  | 40,38,30,28 |  |
| 814C |  | 20,18,10,08 |  |
| 8150 |  | 00 |  |

## RESULT:

## FLOWCHART:



## SEVEN SEGMENT DISPLAY



For Example

d c
b
a h
h
e
g f 0 1

0
1
0
0
$1 \quad-$ 49 $_{\mathrm{H}}$

Ex. No.: 15

## Date : INTERFACING OF A TO D CONVERTER USING 8085 MICROPROCESSOR

## AIM:

To write an assembly level language program to interface A to D converter using 8085 microprocessor.

## APPARATUS REQUIRED:

- 8085 microprocessor kit
- OPcode sheet
- ADC interface.


## THEORY:

The A/D Conversion is a quantizing process whereby an analog signal is represented by equivalent binary states. This is opposite to $b / a$ conversion process. Analog - to- digital converters can be classified in two general group based on the conversion technique. One technique involves comparing a given analog signal with the internally generated equivalent signal. This group includes successive approximation, counter and flash hypes converters. The second technique involves changing an analog into or frequency and comparing these new parameters against known values this group includes integrator converters and voltage to frequency converters the tradeoff between the two techniques is based on accuracy Vs speed. The successive approximation and the flash hope are faster but generally lees accurate than the in territory and the voltage to frequency hype converters.

## ALGORITHM:

1. Start the program
2. Set the ADC control ward to accumulator
3. Load the input value in the accumulator
4. Out the data from ADC port
5. The output are taken in digital form
6. Store the result
7. Stop the program.

## INPUT \& OUTPUT TABULATION:

| Memory Address | Data | 7 segment display | d | c | b | a | h | e | g | f | Hex Value (i/p data) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8200 | 0 | $\underbrace{}_{\underline{d}}{ }^{c}$ | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | OA |
| 8201 | 1 |  | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 9 F |
| 8202 | 2 |  | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 49 |
| 8203 | 3 |  |  |  |  |  |  |  |  |  | OD |
| 8204 | 4 |  |  |  |  |  |  |  |  |  | 9 C |
| 8205 | 5 |  |  |  |  |  |  |  |  |  | 2C |
| 8206 | 6 |  |  |  |  |  |  |  |  |  | 28 |
| 8207 | 7 |  |  |  |  |  |  |  |  |  | 8F |

## PROGRAM

| Address | Label | Mnemonics | OPcode | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | MVI A,00 | 3E | Store the ADC channel no to Acc. |
| 8101 |  |  | 00 |  |
| 8102 |  | OUT C8 | D3 | Output the control word to ADC control reg. |
| 8103 |  |  | C8 |  |
| 8104 |  | ORI 08 | F6 | Logically OR with A and ALE signal through 08. |
| 8105 |  |  | 08 |  |
| 8106 |  | OUT 08 | D3 | Output the control word to ADC control reg. |
| 8107 |  |  | C8 |  |
| 8108 |  | NOP | 00 | Wait for few nano sec. |
| 8109 |  | NOP | 00 |  |
| 810A |  | NOP | 00 |  |
| 810B |  | ANI F7 | E6 | Logically AND with A and Reset ALE signal through F7. |
| 810C |  |  | F7 |  |
| 810D |  | OUT C8 | D3 | Output the control word to ADC |
| 810E |  |  | C8 |  |
| 810F |  | NOP | 00 | Wait for few nano sec. |
| 8100 |  | NOP | 00 |  |
| 8111 |  | NOP | 00 |  |
| 8112 |  | MVI A,10 | 3E | Move control word 10 to accumulator |
| 8113 |  |  | 10 |  |
| 8114 |  | OUT C8 | D3 | Output the control word to ADC |
| 8115 |  |  | C8 |  |
| 8116 |  | NOP | 00 | Wait for few nano sec. |
| 8117 |  | NOP | 00 |  |
| 8118 |  | NOP | 00 |  |
| 8119 |  | MVI A,20 | 3E | Move control word 20 to accumulator |
| 811 A |  |  | 20 |  |
| 811B |  | OUT C8 | D3 | Output the control word to ADC |
| 811C |  |  | C8 |  |
| 811D | LOOP | IN C0 | DB | Input the EOC signal from ADC |
| 811 E |  |  | C0 |  |
| 811F |  | ANI 01 | E6 | Logically AND with 01 and A, to check EOC signal. |
| 8120 |  |  | 01 |  |
| 8121 |  | JNZ LOOP | C2 | Jump on no zero to loop |
| 8122 |  |  | ID |  |
| 8123 |  |  | 81 |  |
| 8124 |  | IN C4 | DB | Input the digital signal from ADC |
| 8125 |  |  | C4 |  |
| 8126 |  | MOV B,A | 47 | Move data from A to B |


| Memory <br> Address | Data | 7 segment display | d | C | b | a | h | e | g | f | Hex Value (i/p data) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8208 | 8 |  |  |  |  |  |  |  |  |  | 08 |
| 8209 | 9 |  |  |  |  |  |  |  |  |  | 8C |
| 820A | A |  |  |  |  |  |  |  |  |  | 88 |
| 820B | B |  |  |  |  |  |  |  |  |  | 38 |
| 820C | C |  |  |  |  |  |  |  |  |  | 6A |
| 820D | D |  |  |  |  |  |  |  |  |  | 19 |
| 820E | E |  |  |  |  |  |  |  |  |  | 68 |
| 820F | F |  |  |  |  |  |  |  |  |  | E8 |


| 8127 | LXI H, 8200 | 21 | Load the starting address of the lookup table |
| :---: | :---: | :---: | :---: |
| 8128 |  | 00 |  |
| 8129 |  | 82 |  |
| 812A | MVI A,94 | 3E | Move control word 94 to accumulator |
| 812B |  | 94 |  |
| 812C | OUT 01 | D3 | Output the control word to ADC |
| 812D |  | 01 |  |
| 812E | MOV A, B | 78 | Move data from B to A |
| 812F | ANI OF | E6 | Logically AND with 0 F and A , to get MSD |
| 8130 |  | 0F | of the digital output. |
| 8131 | RLC | 07 | Rotate left through Carry |
| 8132 | RLC | 07 |  |
| 8133 | RLC | 07 |  |
| 8134 | RLC | 07 |  |
| 8135 | MOV L, A | 0F | Move data from A to L |
| 8136 | MOV A, M | 7E | Move data from M to A |
| 8137 | OUT 00 | D3 | Output the $1^{\text {st }}$ data to ADC |
| 8138 |  | 00 |  |
| 8139 | MOV A, B | 78 | Move data from B to A |
| 813A | ANI OF | E6 | Logically AND with 0 F and A, to get LSD of the digital output. |
| 813B |  | 0F |  |
| 813C | MOV L, A | 6F | Move data from A to L |
| 813D |  | 7E | Move data from M to A |
| 813E | OUT 00 | D3 | Output the $2^{\text {nd }}$ data to ADC |
| 813F |  | 00 |  |
| 8140 | JMP START | C3 | Jump to start label. |
| 8141 |  | 00 |  |
| 8142 |  | 81 |  |
| 8143 | HLT | 76 | Stop the program |

## RESULT:

Date :

AIM:
To write a program to transmit the data 55 using serial port Interface 8251

## APPARATUS REQUIRED:

- 8085 micro processor kit
- Opcode sheet
- Serial port Interface


## ALGORITHM

1) Initialize Timer for 9600 baud rate
2) OUT the data 00 into the USART Port
3) Initialize 8251
4) Transmit the data in to USART Port
5) Receive the same data through USART port
6) Stop the program

## PROGRAM:

| Address | Label | Pneumonic | OPcode | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  |  | ORG 8100H | C3 | TIMER CONT |
|  |  | EQU C3H | 00 |  |
|  |  |  | C0 |  |
|  |  | EQU C0 | 00 | CHANNAL 0 |
|  |  |  | C5 |  |
|  |  | EQU C5 | 00 | USART CONT |
|  |  |  | C4 |  |
|  |  | EQU C4 | 00 | USART DATA |
|  |  |  | 3E |  |
| 8100 |  | MVI A, 36 | 36 | Move control word 36 to A - Register |
| 8101 |  |  | D3 |  |
| 8102 |  | OUT TIMER CONT | C6 | Output the control word to 8251 SPI |
| 8103 |  |  | 3E |  |
| 8104 |  | MVI A ,0A | 0A | Move data 0A to ACC. |
| 8105 |  |  | D3 |  |
| 8106 |  | OUT CHANNAL 0 | C0 | Output the control word to 8251 SPI |
| 8107 |  |  |  |  |


| 8108 |  | MVI A, 00 | 3E | Clear the Accumulator |
| :---: | :---: | :---: | :---: | :---: |
| 8109 |  |  | 00 |  |
| 810A |  | OUT CHANNEL 0 | D3 | Output the control word to 8251 SPI |
| 810B |  |  | C0 |  |
| 810C |  | MVI A, 00 | 3E | Clear the Accumulator |
| 810D |  |  | 00 |  |
| 810E |  | OUT USARTCONT | D3 | Output the control word to 8251 SPI |
| 810F |  |  | CA |  |
| 8110 |  | OUT USARTCONT | D3 | Output the control word to 8251 SPI |
| 8111 |  |  | CA |  |
| 8112 |  | OUT USARTCONT | D3 | Output the control word to 8251 SPI |
| 8113 |  |  | CA |  |
| 8114 |  | MVI A, 40 | 3E | Move data 04 to accumulator |
| 8115 |  |  | 40 |  |
| 8116 |  | OUT USARTCONT | D3 | Output the control word to 8251 SPI |
| 8117 |  |  | CA |  |
| 8118 |  | MVI A, 4E | 3E | Move data 4 E to Accumulator |
| 8119 |  |  | 4E |  |
| 811A |  | OUT USARTCONT | D3 | Output the control word to 8251 SPI |
| 811B |  |  | CA |  |
| 811C |  | MVI A, 37 | 3E | Move data 37 to Accumulator |
| 811D |  |  | 37 |  |
| 811E |  | OUT USARTCONT | D3 | Output the control word to 8251 SPI |
| 811F |  |  | CA |  |
| 8120 | TXDNRDY | IN USARTCONT | DB | Input the USARTCONT to SPI |
| 8121 |  |  | CA |  |
| 8122 |  | ANI 04 | E6 | Logical AND with Acc and 04 |
| 8123 |  |  | 04 |  |
| 8124 |  | JZ TXDNRDY | CA | Jump on zero to TXDNRDY label |
| 8125 |  |  | 20 |  |
| 8126 |  |  | 81 |  |
| 8127 |  | MVI A, 55 | 3E | Move data 55 to Accumulator |
| 8128 |  |  | 55 |  |
| 8129 |  | OUT USARTDATA | D3 | Output the control word to 8251 SPI |
| 812A |  |  | C8 |  |
| 812B | RXNRDY | IN USARTCONT | DB | Input the USARTCONT to SPI |



## INPUT \& OUTPUT TABULATION:

## RESULT:

| Memory <br> Address | Input data | Memory <br> Address | Output <br> data |
| :--- | :--- | :--- | :--- |
| 8128 |  | 8500 |  |

## FLOW CHART:



MODEL GRAPH:


## OUTPUT:

Date :
AIM:
To generate saw both wave at digital to analog converter output.

## Apparatus Required:

- 8051 microcontroller
- OPcode sheet
- DAC Interface Board


## ALGORITHM:

1. Start the program
2. Clear accumulator
3. Move the port address to DPTR
4. Output to DAC port
5. Increment the accumulator
6. If A is not Zero go to step 4
7. Long jump to Step 1.

PROGRAM:

| Address | Label | Mnemonics | Opcode | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8100 | START | MOVA,\#00 | 74 | Move 00 to accumulator |
| 8101 |  |  | 00 |  |
| 8102 |  | MOV DPTR, \# E0C0 | 90 | DAC1, address in port |
| 8102 |  |  | E0 |  |
| 8104 |  |  | C0 |  |
| 8105 | LOOP | MOVX @DPDR, A | F0 | Output to data port |
| 8106 |  | INC A | 04 | Increment A |
| 8107 |  | JNZ LOOP | 70 | If A is not zero go to 1 |
| 8108 |  |  | FC |  |
| 8109 |  | LJMP START | 02 | Go to start |
| 810A |  |  | 81 |  |
| 810B |  |  | 00 |  |

## RESULT:

Date:

## AIM:

To generate saw tooth wave at analog to digital converter output.

## Apparatus Required:

- 8051 microcontroller
- OPcode sheet
- ADC Interface Board


## PROGRAM:

| Address | Label | Mnemonics | Opcode | Comments |
| :---: | :---: | :---: | :---: | :--- |
| 8100 | START | MOV A,\#00 | 74,00 | ADC select channel |
| 8102 |  | MOV DPTR, \#E0C8 | 90, E0,C8 | ADC Control port address |
| 8105 |  | MOVX @DPTR,A | F0 | Out ADC Channel no to ADC <br> control port |
| 8106 |  | NOP | 00 |  |
| 8107 |  | NOP | 00 |  |
| 8108 |  | NOP | 00 |  |
| 8109 |  | MOV A,\#08 | 74,08 | Send ALE to ADC |
| PORT |  | MOVX @DPTR,A | F0 |  |
| $810 B$ |  | NOP | 00 |  |
| 810 C |  | NOP | 00 |  |
| 810 D |  | MOV A,\#10 | 00 |  |
| 810 E |  | MOVX @DPTR, A | F0 |  |
| 810 F |  | NOP | 00 |  |
| 8111 |  | NOP | 00 |  |
| 8112 |  | NOP | 00 |  |
| 8113 |  | MOV A,\#10 | 74,20 | Output enable |
| 8114 |  | MOVX @DPTR,A | F0 |  |
| 8115 |  | NOP | 00 |  |
| 8117 |  | NOP | 00 |  |
| 8118 |  | NOP | 00 |  |
| 8119 |  |  |  |  |
| 811 A |  |  | Ntart of conversion |  |


| 811 B |  | MOV DPTR,\#E0 C0 | $90, \mathrm{E} 0, \mathrm{C} 0$ | EOC port address |
| :---: | :---: | :---: | :---: | :--- |
| 811 E |  | MOVX A,@DPTR | E0 | Get end of the conversion |
| 811 F |  | ANL A,\#01 | 54,01 |  |
| 8121 |  | JZ 811E | $60, \mathrm{FB}$ | If low get EOC again |
| 8123 |  | MOV DPTR, \#E0C4 | $90, \mathrm{E} 0, \mathrm{C} 4$ | Data port address |
| 8126 |  | MOVX A,@DPTR | E0 |  |
| 8127 |  | MOV DPTR,\#8500 | 90,8500 | Store data |
| 812 A |  | MOVX @DPTR,A | F0 |  |
| 812 B |  | LIMP 8100 | $02,812 \mathrm{~B}$ |  |

## RESULT:

## Ex. No.: 19 INTERFACING OF DC MOTOR USING 8051 MICROCONTROLLER <br> Date :

AIM:
To control the speed of a DC motor using 8253.

## ALGORITHM:

> Initialize 8253 counter 0 in mode 3 (Square wave generator). It gives frequency input to FTOV converter for the desired speed.
$>$ Load counter 0 with count proportional to the speedrequired.
$>$ Give input frequency for the speed required at 8200 H inhex.

## PROGRAM:

| ADDR | OPCODES | MNEMONICS | COMMENTS |
| :---: | :---: | :---: | :---: |
| ;To give frequency input to FTOV convertor |  |  |  |
| 8100 | $74 \quad 36$ | MOV A, \#36H | ; 8253 counter 0 in mode 3 <br> ; square wave generator |
| 8102 | 90 E0 0B | MOV DPTR,\#E00B |  |
| 8105 | F0 | MOVX@DPTR,A |  |
| ;To load the count in 8253 counter 0 |  |  |  |
| 8106 | $\begin{array}{llll}90 & 82 & 00\end{array}$ | MOV DPTR, \#8200H | ;Read LSB count ; from 8200 H |
| 8109 | E0 | MOVX A, @DPTR |  |
| 810A | $90 \quad$ E0 08 | MOV DPTR, \#E008H | ;counter 0 addr. |
| 810D | F0 | MOVX @DPTR, A | ;Output MSB count |
| 810E | $90 \quad 82 \quad 01$ | MOV DPTR, \#8201H | ;Read MSB count from 8201H |
| 8111 | E0 | MOV A, @DPTR |  |
| 8112 | 90 E0 08 | MOV DPTR, \#E008H | ;counter 0 addr. |
| 8115 | F0 | MOVX @DPTR, A | ;output MSB count |
| 8116 | 80 FE | SJMP HERE |  |

## Verification:

Refer the verification procedure in 8085 programming enclosed at the previous section.

## LOOKUP TABLE

| INPUT | SPEED (RPM) |
| :---: | :---: |
| FFFF | 100 |
| FC54 | 150 |
| F8A9 | 200 |
| F4FE | 250 |
| F153 | 300 |
| EDA8 | 350 |
| E9FD | 400 |
| E652 | 450 |
| E2A7 | 500 |
| DEFC | 550 |
| DB51 | 600 |
| D7A6 | 650 |
| D3FB | 700 |
| D050 | 750 |
| CCA5 | 800 |
| C8FA | 850 |
| C54F | 900 |
| C1A4 | 950 |
| BDF9 | 1000 |


| BA4F | 1050 |
| :---: | :---: |
| B6A3 | 1100 |
| B2F8 | 1150 |
| AF4D | 1200 |
| ABA2 | 1250 |
| A7F7 | 1300 |
| A44C | 1350 |
| A0A1 | 1400 |
| 9CF6 | 1450 |
| 994B | 1500 |
| 95A0 | 1550 |
| 91F5 | 1600 |
| 8E4A | 1650 |
| 8A9F | 1700 |
| 86F4 | 1750 |
| 8349 | 1800 |
| 7F9E | 1850 |
| 7BF3 | 1900 |
| 7848 | 1950 |
| 749D | 2000 |
| 70F2 | 2050 |
| 6D47 | 2100 |
| 699C | 2150 |
| 65F1 | 2200 |
| 6246 | 2250 |
| 5E9B | 2300 |


| 5 AF 0 | 2350 |
| :---: | :---: |
| 5745 | 2400 |
| 539 A | 2450 |
| 4 FEF | 2500 |

## RESULT:

# Ex. No.: 20 INTERFACING OF AC MOTOR USING 8051 MICROCONTROLLER Date : 

AIM:
To Control the speed of AC motor by controlling the firing pulses.

## Requirement:

> AC motor Speed Controller interface Board
$>\mathrm{Ac}$ motor
> MP/MC trainer kit
> 26 pin interface cable

## Procedure:

> Interface the MP/MC kit with AC Motor speed controller board using 26 pin FRC cable provided.
$>$ Switch ON the Trainer
$>$ Type the Program given below in the memory location with the starting address 8100 H .

* Execute the following program and observe that the output voltage at DAC1.Change the value in A and observe the corresponding output voltage at DAC1. Give Digital input for the speed required at 8107 H inhex.


## PROGRAM:

$\left.\begin{array}{|c|c|c|c|c|}\hline & & & \text { ORG8100H } & \\ \hline \text { ADDR } & \text { OPCODE } & \text { LABEL } & \text { MNEMONICS } & \text { COMMENTS } \\ \hline 8100 & 74 & 80 & & \text { MOV A, \#80H }\end{array}\right]$

## MODEL GRAPH:



DATA TABLE:

| INPUT DATA IN HEX | $\begin{gathered} \text { OUTPUT } \\ \text { VOLTAGE (V) } \end{gathered}$ | $\begin{gathered} \text { MOTOR } \\ \text { SPEED (RPM) } \end{gathered}$ |
| :---: | :---: | :---: |
| 00 | 0.00 | 20000 |
| 01 | 0.04 | - |
| 02 | 0.08 | - |
|  | . |  |
| . | . |  |
| 7F | 2.50 | - |
|  | . | . |
|  | . | . |
| FE | 4.96 | - |
| FF | 5.00 | 0 |

## RESULT:

